config.ini (11950:8011fd8ce05c) config.ini (11951:fbc62d4732be)
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=true
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=200000000

--- 224 unchanged lines hidden (view full) ---

233response_latency=2
234use_default_range=false
235width=16
236master=system.t1000.fake_clk.pio system.t1000.fake_membnks.pio system.t1000.fake_l2_1.pio system.t1000.fake_l2_2.pio system.t1000.fake_l2_3.pio system.t1000.fake_l2_4.pio system.t1000.fake_l2esr_1.pio system.t1000.fake_l2esr_2.pio system.t1000.fake_l2esr_3.pio system.t1000.fake_l2esr_4.pio system.t1000.fake_ssi.pio system.t1000.fake_jbi.pio system.t1000.puart0.pio system.t1000.hvuart.pio system.disk0.pio
237slave=system.bridge.master
238
239[system.membus]
240type=CoherentXBar
1[root]
2type=Root
3children=system
4eventq_index=0
5full_system=true
6sim_quantum=0
7time_sync_enable=false
8time_sync_period=200000000

--- 224 unchanged lines hidden (view full) ---

233response_latency=2
234use_default_range=false
235width=16
236master=system.t1000.fake_clk.pio system.t1000.fake_membnks.pio system.t1000.fake_l2_1.pio system.t1000.fake_l2_2.pio system.t1000.fake_l2_3.pio system.t1000.fake_l2_4.pio system.t1000.fake_l2esr_1.pio system.t1000.fake_l2esr_2.pio system.t1000.fake_l2esr_3.pio system.t1000.fake_l2esr_4.pio system.t1000.fake_ssi.pio system.t1000.fake_jbi.pio system.t1000.puart0.pio system.t1000.hvuart.pio system.disk0.pio
237slave=system.bridge.master
238
239[system.membus]
240type=CoherentXBar
241children=badaddr_responder
241children=badaddr_responder snoop_filter
242clk_domain=system.clk_domain
243default_p_state=UNDEFINED
244eventq_index=0
245forward_latency=4
246frontend_latency=3
247p_state_clk_gate_bins=20
248p_state_clk_gate_max=2000000000
249p_state_clk_gate_min=2
250point_of_coherency=true
251power_model=Null
252response_latency=2
242clk_domain=system.clk_domain
243default_p_state=UNDEFINED
244eventq_index=0
245forward_latency=4
246frontend_latency=3
247p_state_clk_gate_bins=20
248p_state_clk_gate_max=2000000000
249p_state_clk_gate_min=2
250point_of_coherency=true
251power_model=Null
252response_latency=2
253snoop_filter=Null
253snoop_filter=system.membus.snoop_filter
254snoop_response_latency=4
255system=system
256use_default_range=false
257width=16
258default=system.membus.badaddr_responder.pio
259master=system.t1000.iob.pio system.t1000.htod.pio system.bridge.slave system.rom.port system.nvram.port system.hypervisor_desc.port system.partition_desc.port system.physmem0.port system.physmem1.port
260slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
261

--- 15 unchanged lines hidden (view full) ---

277ret_data32=4294967295
278ret_data64=18446744073709551615
279ret_data8=255
280system=system
281update_data=false
282warn_access=
283pio=system.membus.default
284
254snoop_response_latency=4
255system=system
256use_default_range=false
257width=16
258default=system.membus.badaddr_responder.pio
259master=system.t1000.iob.pio system.t1000.htod.pio system.bridge.slave system.rom.port system.nvram.port system.hypervisor_desc.port system.partition_desc.port system.physmem0.port system.physmem1.port
260slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
261

--- 15 unchanged lines hidden (view full) ---

277ret_data32=4294967295
278ret_data64=18446744073709551615
279ret_data8=255
280system=system
281update_data=false
282warn_access=
283pio=system.membus.default
284
285[system.membus.snoop_filter]
286type=SnoopFilter
287eventq_index=0
288lookup_latency=1
289max_capacity=8388608
290system=system
291
285[system.nvram]
286type=SimpleMemory
287bandwidth=0.000000
288clk_domain=system.clk_domain
289conf_table_reported=true
290default_p_state=UNDEFINED
291eventq_index=0
292in_addr_map=true

--- 447 unchanged lines hidden ---
292[system.nvram]
293type=SimpleMemory
294bandwidth=0.000000
295clk_domain=system.clk_domain
296conf_table_reported=true
297default_p_state=UNDEFINED
298eventq_index=0
299in_addr_map=true

--- 447 unchanged lines hidden ---