| simple-atomic-dummychecker.py (8931:7a1dfb191e3f) | simple-atomic-dummychecker.py (9036:6385cf85bf12) |
|---|---|
| 1# Copyright (c) 2011 ARM Limited 2# All rights reserved 3# 4# The license below extends only to copyright in the software and shall 5# not be construed as granting a license to any other intellectual 6# property including but not limited to intellectual property relating 7# to a hardware implementation of the functionality of the software 8# licensed hereunder. You may use the software subject to the license --- 26 unchanged lines hidden (view full) --- 35# 36# Authors: Geoffrey Blake 37 38import m5 39from m5.objects import * 40 41system = System(cpu = AtomicSimpleCPU(cpu_id=0), 42 physmem = SimpleMemory(), | 1# Copyright (c) 2011 ARM Limited 2# All rights reserved 3# 4# The license below extends only to copyright in the software and shall 5# not be construed as granting a license to any other intellectual 6# property including but not limited to intellectual property relating 7# to a hardware implementation of the functionality of the software 8# licensed hereunder. You may use the software subject to the license --- 26 unchanged lines hidden (view full) --- 35# 36# Authors: Geoffrey Blake 37 38import m5 39from m5.objects import * 40 41system = System(cpu = AtomicSimpleCPU(cpu_id=0), 42 physmem = SimpleMemory(), |
| 43 membus = Bus()) | 43 membus = CoherentBus()) |
| 44system.system_port = system.membus.slave 45system.physmem.port = system.membus.master 46system.cpu.addCheckerCpu() 47system.cpu.createInterruptController() 48system.cpu.connectAllPorts(system.membus) 49system.cpu.clock = '2GHz' 50 51root = Root(full_system = False, system = system) | 44system.system_port = system.membus.slave 45system.physmem.port = system.membus.master 46system.cpu.addCheckerCpu() 47system.cpu.createInterruptController() 48system.cpu.connectAllPorts(system.membus) 49system.cpu.clock = '2GHz' 50 51root = Root(full_system = False, system = system) |