1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 22 unchanged lines hidden (view full) ---

31Import('*')
32
33SimObject('BaseTLB.py')
34SimObject('ClockedObject.py')
35SimObject('Root.py')
36SimObject('ClockDomain.py')
37SimObject('VoltageDomain.py')
38SimObject('System.py')
39
40Source('arguments.cc')
41Source('async.cc')
42Source('core.cc')
43Source('debug.cc')
44Source('eventq.cc')
45Source('global_event.cc')
46Source('init.cc')
47Source('main.cc', main=True, skip_lib=True)
48Source('root.cc')
49Source('serialize.cc')
50Source('drain.cc')
51Source('sim_events.cc')
52Source('sim_object.cc')
53Source('simulate.cc')
54Source('stat_control.cc')
55Source('clock_domain.cc')
56Source('voltage_domain.cc')
57Source('system.cc')
58
59if env['TARGET_ISA'] != 'null':
60 SimObject('InstTracer.py')
61 SimObject('Process.py')
62 Source('faults.cc')
63 Source('process.cc')
64 Source('pseudo_inst.cc')
65 Source('syscall_emul.cc')

--- 15 unchanged lines hidden (view full) ---

81DebugFlag('TimeSync')
82DebugFlag('TLB')
83DebugFlag('Thread')
84DebugFlag('Timer')
85DebugFlag('VtoPhys')
86DebugFlag('WorkItems')
87DebugFlag('ClockDomain')
88DebugFlag('VoltageDomain')