1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 22 unchanged lines hidden (view full) ---

31Import('*')
32
33SimObject('BaseTLB.py')
34SimObject('ClockedObject.py')
35SimObject('Root.py')
36SimObject('ClockDomain.py')
37SimObject('VoltageDomain.py')
38SimObject('System.py')
39SimObject('DVFSHandler.py')
40
41Source('arguments.cc')
42Source('async.cc')
43Source('core.cc')
44Source('debug.cc')
45Source('eventq.cc')
46Source('global_event.cc')
47Source('init.cc')
48Source('main.cc', main=True, skip_lib=True)
49Source('root.cc')
50Source('serialize.cc')
51Source('drain.cc')
52Source('sim_events.cc')
53Source('sim_object.cc')
54Source('simulate.cc')
55Source('stat_control.cc')
56Source('clock_domain.cc')
57Source('voltage_domain.cc')
58Source('system.cc')
59Source('dvfs_handler.cc')
60
61if env['TARGET_ISA'] != 'null':
62 SimObject('InstTracer.py')
63 SimObject('Process.py')
64 Source('faults.cc')
65 Source('process.cc')
66 Source('pseudo_inst.cc')
67 Source('syscall_emul.cc')

--- 15 unchanged lines hidden (view full) ---

83DebugFlag('TimeSync')
84DebugFlag('TLB')
85DebugFlag('Thread')
86DebugFlag('Timer')
87DebugFlag('VtoPhys')
88DebugFlag('WorkItems')
89DebugFlag('ClockDomain')
90DebugFlag('VoltageDomain')
91DebugFlag('DVFS')