RubyPort.hh (8615:e66a566f2cfa) | RubyPort.hh (8686:71ac9dda5432) |
---|---|
1/* 2 * Copyright (c) 2009 Advanced Micro Devices, Inc. 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 134 unchanged lines hidden (view full) --- 143 } 144 } 145 146 uint16_t m_port_id; 147 uint64_t m_request_cnt; 148 149 M5Port* physMemPort; 150 | 1/* 2 * Copyright (c) 2009 Advanced Micro Devices, Inc. 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 134 unchanged lines hidden (view full) --- 143 } 144 } 145 146 uint16_t m_port_id; 147 uint64_t m_request_cnt; 148 149 M5Port* physMemPort; 150 |
151 /*! Vector of CPU Port attached to this Ruby port. */ 152 typedef std::vector<M5Port*>::iterator CpuPortIter; 153 std::vector<M5Port*> cpu_ports; 154 |
|
151 PhysicalMemory* physmem; 152 RubySystem* ruby_system; 153 154 // 155 // Based on similar code in the M5 bus. Stores pointers to those ports 156 // that should be called when the Sequencer becomes available after a stall. 157 // 158 std::list<M5Port*> retryList; 159 160 bool waitingOnSequencer; 161 bool access_phys_mem; 162}; 163 164#endif // __MEM_RUBY_SYSTEM_RUBYPORT_HH__ | 155 PhysicalMemory* physmem; 156 RubySystem* ruby_system; 157 158 // 159 // Based on similar code in the M5 bus. Stores pointers to those ports 160 // that should be called when the Sequencer becomes available after a stall. 161 // 162 std::list<M5Port*> retryList; 163 164 bool waitingOnSequencer; 165 bool access_phys_mem; 166}; 167 168#endif // __MEM_RUBY_SYSTEM_RUBYPORT_HH__ |