1/*
2 * Copyright (c) 2009-2014 Mark D. Hill and David A. Wood
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright

--- 18 unchanged lines hidden (view full) ---

28
29#ifndef __MEM_RUBY_SLICC_INTERFACE_ABSTRACTCONTROLLER_HH__
30#define __MEM_RUBY_SLICC_INTERFACE_ABSTRACTCONTROLLER_HH__
31
32#include <exception>
33#include <iostream>
34#include <string>
35
36#include "base/callback.hh"
37#include "mem/protocol/AccessPermission.hh"
38#include "mem/ruby/common/Address.hh"
39#include "mem/ruby/common/Consumer.hh"
40#include "mem/ruby/common/DataBlock.hh"
41#include "mem/ruby/common/Histogram.hh"
42#include "mem/ruby/common/MachineID.hh"
43#include "mem/ruby/network/MessageBuffer.hh"
44#include "mem/ruby/system/CacheRecorder.hh"
45#include "mem/packet.hh"
46#include "mem/qport.hh"
47#include "params/RubyController.hh"
48#include "mem/mem_object.hh"
49
50class Network;
51class GPUCoalescer;
52
53// used to communicate that an in_port peeked the wrong message type
54class RejectException: public std::exception
55{
56 virtual const char* what() const throw()

--- 61 unchanged lines hidden (view full) ---

118
119 void queueMemoryRead(const MachineID &id, Addr addr, Cycles latency);
120 void queueMemoryWrite(const MachineID &id, Addr addr, Cycles latency,
121 const DataBlock &block);
122 void queueMemoryWritePartial(const MachineID &id, Addr addr, Cycles latency,
123 const DataBlock &block, int size);
124 void recvTimingResp(PacketPtr pkt);
125
126 public:
127 MachineID getMachineID() const { return m_machineID; }
128
129 Stats::Histogram& getDelayHist() { return m_delayHistogram; }
130 Stats::Histogram& getDelayVCHist(uint32_t index)
131 { return *(m_delayVCHistogram[index]); }
132
133 protected:
134 //! Profiles original cache requests including PUTs
135 void profileRequest(const std::string &request);
136 //! Profiles the delay associated with messages.
137 void profileMsgDelay(uint32_t virtualNetwork, Cycles delay);
138
139 void stallBuffer(MessageBuffer* buf, Addr addr);
140 void wakeUpBuffers(Addr addr);

--- 77 unchanged lines hidden (view full) ---

218 struct SenderState : public Packet::SenderState
219 {
220 // Id of the machine from which the request originated.
221 MachineID id;
222
223 SenderState(MachineID _id) : id(_id)
224 {}
225 };
226};
227
228#endif // __MEM_RUBY_SLICC_INTERFACE_ABSTRACTCONTROLLER_HH__