31d30
< from m5.SimObject import SimObject
50a50,52
>
> slave = VectorSlavePort("CPU slave port")
> master = VectorMasterPort("CPU master port")