55a56
> SimObject('SimpleDRAM.py')
59a61
> Source('simple_dram.cc')
69a72,73
> DebugFlag('DRAM')
> DebugFlag('DRAMWR')