88a89
> /** Switches out the memory dependence predictor. */
90a92
> /** Takes over from another CPU's thread. */
159a162
> #ifdef DEBUG
163a167
> #endif
172c176
<
---
> #ifdef DEBUG
176a181
> #endif
200a206
> #ifdef DEBUG
203a210
> #endif
231a239
> /** Is there an outstanding load barrier that loads must wait on. */
232a241
> /** The sequence number of the load barrier. */
233a243
> /** Is there an outstanding store barrier that loads must wait on. */
234a245
> /** The sequence number of the store barrier. */