cpu_policy.hh (2632:1bb2f91485ea) cpu_policy.hh (2654:9559cfa91b9d)
1/*
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 12 unchanged lines hidden (view full) ---

21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
1/*
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 12 unchanged lines hidden (view full) ---

21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28
29#ifndef __CPU_O3_CPU_CPU_POLICY_HH__
30#define __CPU_O3_CPU_CPU_POLICY_HH__
29#ifndef __CPU_O3_CPU_POLICY_HH__
30#define __CPU_O3_CPU_POLICY_HH__
31
32#include "cpu/o3/bpred_unit.hh"
33#include "cpu/o3/free_list.hh"
34#include "cpu/o3/inst_queue.hh"
31
32#include "cpu/o3/bpred_unit.hh"
33#include "cpu/o3/free_list.hh"
34#include "cpu/o3/inst_queue.hh"
35#include "cpu/o3/ldstq.hh"
35#include "cpu/o3/lsq.hh"
36#include "cpu/o3/lsq_unit.hh"
36#include "cpu/o3/mem_dep_unit.hh"
37#include "cpu/o3/regfile.hh"
38#include "cpu/o3/rename_map.hh"
39#include "cpu/o3/rob.hh"
40#include "cpu/o3/store_set.hh"
41
42#include "cpu/o3/commit.hh"
43#include "cpu/o3/decode.hh"

--- 8 unchanged lines hidden (view full) ---

52{
53 typedef TwobitBPredUnit<Impl> BPredUnit;
54 typedef PhysRegFile<Impl> RegFile;
55 typedef SimpleFreeList FreeList;
56 typedef SimpleRenameMap RenameMap;
57 typedef ROB<Impl> ROB;
58 typedef InstructionQueue<Impl> IQ;
59 typedef MemDepUnit<StoreSet, Impl> MemDepUnit;
37#include "cpu/o3/mem_dep_unit.hh"
38#include "cpu/o3/regfile.hh"
39#include "cpu/o3/rename_map.hh"
40#include "cpu/o3/rob.hh"
41#include "cpu/o3/store_set.hh"
42
43#include "cpu/o3/commit.hh"
44#include "cpu/o3/decode.hh"

--- 8 unchanged lines hidden (view full) ---

53{
54 typedef TwobitBPredUnit<Impl> BPredUnit;
55 typedef PhysRegFile<Impl> RegFile;
56 typedef SimpleFreeList FreeList;
57 typedef SimpleRenameMap RenameMap;
58 typedef ROB<Impl> ROB;
59 typedef InstructionQueue<Impl> IQ;
60 typedef MemDepUnit<StoreSet, Impl> MemDepUnit;
60 typedef LDSTQ<Impl> LDSTQ;
61 typedef LSQ<Impl> LSQ;
62 typedef LSQUnit<Impl> LSQUnit;
61
63
62 typedef SimpleFetch<Impl> Fetch;
63 typedef SimpleDecode<Impl> Decode;
64 typedef SimpleRename<Impl> Rename;
65 typedef SimpleIEW<Impl> IEW;
66 typedef SimpleCommit<Impl> Commit;
67
64
65 typedef DefaultFetch<Impl> Fetch;
66 typedef DefaultDecode<Impl> Decode;
67 typedef DefaultRename<Impl> Rename;
68 typedef DefaultIEW<Impl> IEW;
69 typedef DefaultCommit<Impl> Commit;
70
68 /** The struct for communication between fetch and decode. */
71 /** The struct for communication between fetch and decode. */
69 typedef SimpleFetchSimpleDecode<Impl> FetchStruct;
72 typedef DefaultFetchDefaultDecode<Impl> FetchStruct;
70
71 /** The struct for communication between decode and rename. */
73
74 /** The struct for communication between decode and rename. */
72 typedef SimpleDecodeSimpleRename<Impl> DecodeStruct;
75 typedef DefaultDecodeDefaultRename<Impl> DecodeStruct;
73
74 /** The struct for communication between rename and IEW. */
76
77 /** The struct for communication between rename and IEW. */
75 typedef SimpleRenameSimpleIEW<Impl> RenameStruct;
78 typedef DefaultRenameDefaultIEW<Impl> RenameStruct;
76
77 /** The struct for communication between IEW and commit. */
79
80 /** The struct for communication between IEW and commit. */
78 typedef SimpleIEWSimpleCommit<Impl> IEWStruct;
81 typedef DefaultIEWDefaultCommit<Impl> IEWStruct;
79
80 /** The struct for communication within the IEW stage. */
81 typedef IssueStruct<Impl> IssueStruct;
82
83 /** The struct for all backwards communication. */
82
83 /** The struct for communication within the IEW stage. */
84 typedef IssueStruct<Impl> IssueStruct;
85
86 /** The struct for all backwards communication. */
84 typedef TimeBufStruct TimeStruct;
87 typedef TimeBufStruct<Impl> TimeStruct;
85
86};
87
88
89};
90
88#endif //__CPU_O3_CPU_CPU_POLICY_HH__
91#endif //__CPU_O3_CPU_POLICY_HH__