base_dyn_inst.hh (8902:75b524b64c28) | base_dyn_inst.hh (9044:904ddeecc653) |
---|---|
1/* 2 * Copyright (c) 2011 ARM Limited 3 * All rights reserved. 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 37 unchanged lines hidden (view full) --- 46#define __CPU_BASE_DYN_INST_HH__ 47 48#include <bitset> 49#include <list> 50#include <string> 51#include <queue> 52 53#include "arch/utility.hh" | 1/* 2 * Copyright (c) 2011 ARM Limited 3 * All rights reserved. 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 37 unchanged lines hidden (view full) --- 46#define __CPU_BASE_DYN_INST_HH__ 47 48#include <bitset> 49#include <list> 50#include <string> 51#include <queue> 52 53#include "arch/utility.hh" |
54#include "base/fast_alloc.hh" | |
55#include "base/trace.hh" 56#include "config/the_isa.hh" 57#include "cpu/checker/cpu.hh" 58#include "cpu/o3/comm.hh" 59#include "cpu/exetrace.hh" 60#include "cpu/inst_seq.hh" 61#include "cpu/op_class.hh" 62#include "cpu/static_inst.hh" --- 5 unchanged lines hidden (view full) --- 68#include "sim/tlb.hh" 69 70/** 71 * @file 72 * Defines a dynamic instruction context. 73 */ 74 75template <class Impl> | 54#include "base/trace.hh" 55#include "config/the_isa.hh" 56#include "cpu/checker/cpu.hh" 57#include "cpu/o3/comm.hh" 58#include "cpu/exetrace.hh" 59#include "cpu/inst_seq.hh" 60#include "cpu/op_class.hh" 61#include "cpu/static_inst.hh" --- 5 unchanged lines hidden (view full) --- 67#include "sim/tlb.hh" 68 69/** 70 * @file 71 * Defines a dynamic instruction context. 72 */ 73 74template <class Impl> |
76class BaseDynInst : public FastAlloc, public RefCounted | 75class BaseDynInst : public RefCounted |
77{ 78 public: 79 // Typedef for the CPU. 80 typedef typename Impl::CPUType ImplCPU; 81 typedef typename ImplCPU::ImplState ImplState; 82 83 // Logical register index type. 84 typedef TheISA::RegIndex RegIndex; --- 974 unchanged lines hidden --- | 76{ 77 public: 78 // Typedef for the CPU. 79 typedef typename Impl::CPUType ImplCPU; 80 typedef typename ImplCPU::ImplState ImplState; 81 82 // Logical register index type. 83 typedef TheISA::RegIndex RegIndex; --- 974 unchanged lines hidden --- |