base_dyn_inst.hh (8486:c4e77a9563f5) | base_dyn_inst.hh (8502:f1fc7102c970) |
---|---|
1/* 2 * Copyright (c) 2011 ARM Limited 3 * All rights reserved. 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 89 unchanged lines hidden (view full) --- 98 99 enum { 100 MaxInstSrcRegs = TheISA::MaxInstSrcRegs, /// Max source regs 101 MaxInstDestRegs = TheISA::MaxInstDestRegs, /// Max dest regs 102 }; 103 104 /** The StaticInst used by this BaseDynInst. */ 105 StaticInstPtr staticInst; | 1/* 2 * Copyright (c) 2011 ARM Limited 3 * All rights reserved. 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 89 unchanged lines hidden (view full) --- 98 99 enum { 100 MaxInstSrcRegs = TheISA::MaxInstSrcRegs, /// Max source regs 101 MaxInstDestRegs = TheISA::MaxInstDestRegs, /// Max dest regs 102 }; 103 104 /** The StaticInst used by this BaseDynInst. */ 105 StaticInstPtr staticInst; |
106 StaticInstPtr macroop; |
|
106 107 //////////////////////////////////////////// 108 // 109 // INSTRUCTION EXECUTION 110 // 111 //////////////////////////////////////////// 112 /** InstRecord that tracks this instructions. */ 113 Trace::InstRecord *traceData; --- 259 unchanged lines hidden (view full) --- 373 } 374 /** BaseDynInst constructor given a binary instruction. 375 * @param staticInst A StaticInstPtr to the underlying instruction. 376 * @param pc The PC state for the instruction. 377 * @param predPC The predicted next PC state for the instruction. 378 * @param seq_num The sequence number of the instruction. 379 * @param cpu Pointer to the instruction's CPU. 380 */ | 107 108 //////////////////////////////////////////// 109 // 110 // INSTRUCTION EXECUTION 111 // 112 //////////////////////////////////////////// 113 /** InstRecord that tracks this instructions. */ 114 Trace::InstRecord *traceData; --- 259 unchanged lines hidden (view full) --- 374 } 375 /** BaseDynInst constructor given a binary instruction. 376 * @param staticInst A StaticInstPtr to the underlying instruction. 377 * @param pc The PC state for the instruction. 378 * @param predPC The predicted next PC state for the instruction. 379 * @param seq_num The sequence number of the instruction. 380 * @param cpu Pointer to the instruction's CPU. 381 */ |
381 BaseDynInst(StaticInstPtr staticInst, TheISA::PCState pc, 382 TheISA::PCState predPC, InstSeqNum seq_num, ImplCPU *cpu); | 382 BaseDynInst(StaticInstPtr staticInst, StaticInstPtr macroop, 383 TheISA::PCState pc, TheISA::PCState predPC, 384 InstSeqNum seq_num, ImplCPU *cpu); |
383 384 /** BaseDynInst constructor given a StaticInst pointer. 385 * @param _staticInst The StaticInst for this BaseDynInst. 386 */ | 385 386 /** BaseDynInst constructor given a StaticInst pointer. 387 * @param _staticInst The StaticInst for this BaseDynInst. 388 */ |
387 BaseDynInst(StaticInstPtr &_staticInst); | 389 BaseDynInst(StaticInstPtr staticInst, StaticInstPtr macroop); |
388 389 /** BaseDynInst destructor. */ 390 ~BaseDynInst(); 391 392 private: 393 /** Function to initialize variables in the constructors. */ 394 void initVars(); 395 --- 615 unchanged lines hidden --- | 390 391 /** BaseDynInst destructor. */ 392 ~BaseDynInst(); 393 394 private: 395 /** Function to initialize variables in the constructors. */ 396 void initVars(); 397 --- 615 unchanged lines hidden --- |