includes.isa (3385:b28a1fd5a5c7) includes.isa (3388:1c6ebfc4c20e)
1// Copyright (c) 2006 The Regents of The University of Michigan
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are
6// met: redistributions of source code must retain the above copyright
7// notice, this list of conditions and the following disclaimer;
8// redistributions in binary form must reproduce the above copyright

--- 35 unchanged lines hidden (view full) ---

44#include "arch/sparc/isa_traits.hh"
45#include "arch/sparc/regfile.hh"
46}};
47
48output decoder {{
49#include "base/cprintf.hh"
50#include "base/loader/symtab.hh"
51#include "cpu/thread_context.hh" // for Jump::branchTarget()
1// Copyright (c) 2006 The Regents of The University of Michigan
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are
6// met: redistributions of source code must retain the above copyright
7// notice, this list of conditions and the following disclaimer;
8// redistributions in binary form must reproduce the above copyright

--- 35 unchanged lines hidden (view full) ---

44#include "arch/sparc/isa_traits.hh"
45#include "arch/sparc/regfile.hh"
46}};
47
48output decoder {{
49#include "base/cprintf.hh"
50#include "base/loader/symtab.hh"
51#include "cpu/thread_context.hh" // for Jump::branchTarget()
52#include "mem/packet.hh"
52
53#if defined(linux)
54#include <fenv.h>
55#endif
56
57using namespace SparcISA;
58}};
59
60output exec {{
61#if defined(linux)
62#include <fenv.h>
63#endif
64
65#include "arch/sparc/asi.hh"
66#include "cpu/base.hh"
67#include "cpu/exetrace.hh"
68#include "sim/sim_exit.hh"
53
54#if defined(linux)
55#include <fenv.h>
56#endif
57
58using namespace SparcISA;
59}};
60
61output exec {{
62#if defined(linux)
63#include <fenv.h>
64#endif
65
66#include "arch/sparc/asi.hh"
67#include "cpu/base.hh"
68#include "cpu/exetrace.hh"
69#include "sim/sim_exit.hh"
70#include "mem/packet.hh"
71#include "mem/packet_access.hh"
69
70using namespace SparcISA;
71}};
72
72
73using namespace SparcISA;
74}};
75