49a50,52
> // MIPS DOES a delay slot
> #define ISA_HAS_DELAY_SLOT 1
>