utility.hh (7692:8173327c9c65) utility.hh (7693:f1db1000d957)
1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 142 unchanged lines hidden (view full) ---

151 }
152
153 static inline bool
154 neonEnabled(CPACR cpacr, CPSR cpsr, FPEXC fpexc)
155 {
156 return !cpacr.asedis && vfpEnabled(cpacr, cpsr, fpexc);
157 }
158
1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 142 unchanged lines hidden (view full) ---

151 }
152
153 static inline bool
154 neonEnabled(CPACR cpacr, CPSR cpsr, FPEXC fpexc)
155 {
156 return !cpacr.asedis && vfpEnabled(cpacr, cpsr, fpexc);
157 }
158
159uint64_t getArgument(ThreadContext *tc, int number, bool fp);
159uint64_t getArgument(ThreadContext *tc, int &number, uint8_t size, bool fp);
160
161Fault setCp15Register(uint32_t &Rd, int CRn, int opc1, int CRm, int opc2);
162Fault readCp15Register(uint32_t &Rd, int CRn, int opc1, int CRm, int opc2);
163
160
161Fault setCp15Register(uint32_t &Rd, int CRn, int opc1, int CRm, int opc2);
162Fault readCp15Register(uint32_t &Rd, int CRn, int opc1, int CRm, int opc2);
163
164void skipFunction(ThreadContext *tc);
165
164};
165
166
167#endif
166};
167
168
169#endif