71a72,73
> bool adderBootUncacheable(Addr a);
>
89a92,100
>
> /** These variables store addresses of important data structures
> * that are normaly kept coherent at boot with cache mainetence operations.
> * Since these operations aren't supported in gem5, we keep them coherent
> * by making them uncacheable until all processors in the system boot.
> */
> Addr secDataPtrAddr;
> Addr secDataAddr;
> Addr penReleaseAddr;