macromem.isa (8205:7ecbffb674aa) | macromem.isa (8285:c38905a6fa32) |
---|---|
1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 82 unchanged lines hidden (view full) --- 91 SCTLR sctlr = Sctlr; 92 uint32_t newCpsr = 93 cpsrWriteByInstr(cpsr | CondCodes, Spsr, 0xF, true, sctlr.nmfi); 94 Cpsr = ~CondCodesMask & newCpsr; 95 CondCodes = CondCodesMask & newCpsr; 96 IWNPC = cSwap(%s, cpsr.e) | ((Spsr & 0x20) ? 1 : 0); 97 NextItState = ((((CPSR)Spsr).it2 << 2) & 0xFC) 98 | (((CPSR)Spsr).it1 & 0x3); | 1// -*- mode:c++ -*- 2 3// Copyright (c) 2010 ARM Limited 4// All rights reserved 5// 6// The license below extends only to copyright in the software and shall 7// not be construed as granting a license to any other intellectual 8// property including but not limited to intellectual property relating --- 82 unchanged lines hidden (view full) --- 91 SCTLR sctlr = Sctlr; 92 uint32_t newCpsr = 93 cpsrWriteByInstr(cpsr | CondCodes, Spsr, 0xF, true, sctlr.nmfi); 94 Cpsr = ~CondCodesMask & newCpsr; 95 CondCodes = CondCodesMask & newCpsr; 96 IWNPC = cSwap(%s, cpsr.e) | ((Spsr & 0x20) ? 1 : 0); 97 NextItState = ((((CPSR)Spsr).it2 << 2) & 0xFC) 98 | (((CPSR)Spsr).it1 & 0x3); |
99 SevMailbox = 1; |
|
99 ''' 100 101 microLdrRetUopIop = InstObjParams('ldr_ret_uop', 'MicroLdrRetUop', 102 'MicroMemOp', 103 {'memacc_code': 104 microRetUopCode % 'Mem.uw', 105 'ea_code': 106 'EA = URb + (up ? imm : -imm);', --- 586 unchanged lines hidden --- | 100 ''' 101 102 microLdrRetUopIop = InstObjParams('ldr_ret_uop', 'MicroLdrRetUop', 103 'MicroMemOp', 104 {'memacc_code': 105 microRetUopCode % 'Mem.uw', 106 'ea_code': 107 'EA = URb + (up ? imm : -imm);', --- 586 unchanged lines hidden --- |