misc64.cc (12280:a44a2326a02b) | misc64.cc (12538:001ad6b1e592) |
---|---|
1/* | 1/* |
2 * Copyright (c) 2011-2013,2017 ARM Limited | 2 * Copyright (c) 2011-2013,2017-2018 ARM Limited |
3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software 9 * licensed hereunder. You may use the software subject to the license 10 * terms below provided that you ensure that this notice is replicated --- 24 unchanged lines hidden (view full) --- 35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 36 * 37 * Authors: Gabe Black 38 */ 39 40#include "arch/arm/insts/misc64.hh" 41 42std::string | 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software 9 * licensed hereunder. You may use the software subject to the license 10 * terms below provided that you ensure that this notice is replicated --- 24 unchanged lines hidden (view full) --- 35 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 36 * 37 * Authors: Gabe Black 38 */ 39 40#include "arch/arm/insts/misc64.hh" 41 42std::string |
43ImmOp64::generateDisassembly(Addr pc, const SymbolTable *symtab) const 44{ 45 std::stringstream ss; 46 printMnemonic(ss, "", false); 47 ccprintf(ss, "#0x%x", imm); 48 return ss.str(); 49} 50 51std::string |
|
43RegRegImmImmOp64::generateDisassembly(Addr pc, const SymbolTable *symtab) const 44{ 45 std::stringstream ss; 46 printMnemonic(ss, "", false); 47 printIntReg(ss, dest); 48 ss << ", "; 49 printIntReg(ss, op1); 50 ccprintf(ss, ", #%d, #%d", imm1, imm2); --- 47 unchanged lines hidden --- | 52RegRegImmImmOp64::generateDisassembly(Addr pc, const SymbolTable *symtab) const 53{ 54 std::stringstream ss; 55 printMnemonic(ss, "", false); 56 printIntReg(ss, dest); 57 ss << ", "; 58 printIntReg(ss, op1); 59 ccprintf(ss, ", #%d, #%d", imm1, imm2); --- 47 unchanged lines hidden --- |