Deleted Added
sdiff udiff text old ( 10720:67b3e74de9ae ) new ( 10750:30efc3828bb4 )
full compact
1# Copyright (c) 2015 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 26 unchanged lines hidden (view full) ---

35# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
36# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
37# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
38#
39# Authors: Ron Dreslinski
40# Andreas Hansson
41
42import optparse
43import sys
44
45import m5
46from m5.objects import *
47
48parser = optparse.OptionParser()
49
50parser.add_option("-a", "--atomic", action="store_true",
51 help="Use atomic (non-timing) mode")
52parser.add_option("-b", "--blocking", action="store_true",
53 help="Use blocking caches")
54parser.add_option("-l", "--maxloads", metavar="N", default=0,
55 help="Stop after N loads")
56parser.add_option("-m", "--maxtick", type="int", default=m5.MaxTick,
57 metavar="T",
58 help="Stop after T ticks")
59
60# This example script stress tests the memory system by creating false
61# sharing in a tree topology. At the bottom of the tree is a shared
62# memory, and then at each level a number of testers are attached,
63# along with a number of caches that them selves fan out to subtrees
64# of testers and caches. Thus, it is possible to create a system with
65# arbitrarily deep cache hierarchies, sharing or no sharing of caches,
66# and testers not only at the L1s, but also at the L2s, L3s etc.
67#
68# The tree specification consists of two colon-separated lists of one
69# or more integers, one for the caches, and one for the testers. The
70# first integer is the number of caches/testers closest to main
71# memory. Each cache then fans out to a subtree. The last integer in
72# the list is the number of caches/testers associated with the
73# uppermost level of memory. The other integers (if any) specify the
74# number of caches/testers connected at each level of the crossbar
75# hierarchy. The tester string should have one element more than the

--- 11 unchanged lines hidden (view full) ---

87parser.add_option("-f", "--functional", type="int", default=0,
88 metavar="PCT",
89 help="Target percentage of functional accesses "
90 "[default: %default]")
91parser.add_option("-u", "--uncacheable", type="int", default=0,
92 metavar="PCT",
93 help="Target percentage of uncacheable accesses "
94 "[default: %default]")
95
96parser.add_option("--progress", type="int", default=10000,
97 metavar="NLOADS",
98 help="Progress message interval "
99 "[default: %default]")
100parser.add_option("--sys-clock", action="store", type="string",
101 default='1GHz',
102 help = """Top-level clock for blocks running at system
103 speed""")
104
105(options, args) = parser.parse_args()
106
107if args:
108 print "Error: script doesn't take any positional arguments"
109 sys.exit(1)
110
111block_size = 64
112
113# Start by parsing the command line options and do some basic sanity
114# checking
115try:
116 cachespec = [int(x) for x in options.caches.split(':')]
117 testerspec = [int(x) for x in options.testers.split(':')]
118except:
119 print "Error: Unable to parse caches or testers option"
120 sys.exit(1)
121
122if len(cachespec) < 1:
123 print "Error: Must have at least one level of caches"
124 sys.exit(1)
125
126if len(cachespec) != len(testerspec) - 1:
127 print "Error: Testers must have one element more than caches"
128 sys.exit(1)
129
130if testerspec[-1] == 0:
131 print "Error: Must have testers at the uppermost level"
132 sys.exit(1)
133
134for t in testerspec:
135 if t < 0:
136 print "Error: Cannot have a negative number of testers"
137 sys.exit(1)
138
139for c in cachespec:
140 if c < 1:
141 print "Error: Must have 1 or more caches at each level"
142 sys.exit(1)
143
144# Determine the tester multiplier for each level as the string
145# elements are per subsystem and it fans out
146multiplier = [1]
147for c in cachespec:
148 if c < 1:
149 print "Error: Must have at least one cache per level"
150 multiplier.append(multiplier[-1] * c)
151
152numtesters = 0
153for t, m in zip(testerspec, multiplier):
154 numtesters += t * m
155
156if numtesters > block_size:
157 print "Error: Number of testers limited to %s because of false sharing" \
158 % (block_size)
159 sys.exit(1)
160
161# Define a prototype L1 cache that we scale for all successive levels
162proto_l1 = BaseCache(size = '32kB', assoc = 4,
163 hit_latency = 1, response_latency = 1,
164 tgts_per_mshr = 8, is_top_level = True)
165
166if options.blocking:
167 proto_l1.mshrs = 1

--- 50 unchanged lines hidden (view full) ---

218 # The levels are indexing backwards through the list
219 ntesters = testerspec[len(cachespec) - level]
220
221 # Scale the progress threshold as testers higher up in the tree
222 # (smaller level) get a smaller portion of the overall bandwidth,
223 # and also make the interval of packet injection longer for the
224 # testers closer to the memory (larger level) to prevent them
225 # hogging all the bandwidth
226 limit = (len(cachespec) - level + 1) * 10000000
227 testers = [proto_tester(interval = 10 * (level * level + 1),
228 progress_check = limit) \
229 for i in xrange(ntesters)]
230 if ntesters:
231 subsys.tester = testers
232
233 if level != 0:
234 # Create a crossbar and add it to the subsystem, note that

--- 59 unchanged lines hidden ---