fs.py (6981:aba5f7216636) fs.py (6995:f2b4d8bea5d3)
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 107 unchanged lines hidden (view full) ---

116 fatal("incapable of building non-alpha or non-sparc full system!")
117
118if options.kernel is not None:
119 test_sys.kernel = binary(options.kernel)
120
121if options.script is not None:
122 test_sys.readfile = options.script
123
1# Copyright (c) 2006-2007 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 107 unchanged lines hidden (view full) ---

116 fatal("incapable of building non-alpha or non-sparc full system!")
117
118if options.kernel is not None:
119 test_sys.kernel = binary(options.kernel)
120
121if options.script is not None:
122 test_sys.readfile = options.script
123
124CacheConfig.config_cache(options, system)
125
126test_sys.cpu = [TestCPUClass(cpu_id=i) for i in xrange(np)]
127
124test_sys.cpu = [TestCPUClass(cpu_id=i) for i in xrange(np)]
125
126CacheConfig.config_cache(options, test_sys)
127
128if options.caches or options.l2cache:
129 test_sys.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
130 test_sys.bridge.filter_ranges_b=[AddrRange(0, size='8GB')]
131 test_sys.iocache = IOCache(addr_range=AddrRange(0, size='8GB'))
132 test_sys.iocache.cpu_side = test_sys.iobus.port
133 test_sys.iocache.mem_side = test_sys.membus.port
134
135for i in xrange(np):

--- 30 unchanged lines hidden --- 		128if options.caches or options.l2cache:
129 test_sys.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
130 test_sys.bridge.filter_ranges_b=[AddrRange(0, size='8GB')]
131 test_sys.iocache = IOCache(addr_range=AddrRange(0, size='8GB'))
132 test_sys.iocache.cpu_side = test_sys.iobus.port
133 test_sys.iocache.mem_side = test_sys.membus.port
134
135for i in xrange(np):

--- 30 unchanged lines hidden ---