1# Copyright (c) 2012 ARM Limited
2# All rights reserved.
3#
4# The license below extends only to copyright in the software and shall
5# not be construed as granting a license to any other intellectual
6# property including but not limited to intellectual property relating
7# to a hardware implementation of the functionality of the software
8# licensed hereunder. You may use the software subject to the license

--- 41 unchanged lines hidden (view full) ---

50 assoc = 2
51 hit_latency = 2
52 response_latency = 2
53 mshrs = 4
54 tgts_per_mshr = 20
55
56class L1_ICache(L1Cache):
57 is_read_only = True
58
59class L1_DCache(L1Cache):
60 pass
61
62class L2Cache(Cache):
63 assoc = 8
64 hit_latency = 20
65 response_latency = 20

--- 18 unchanged lines hidden (view full) ---

84 size = '1kB'
85 tgts_per_mshr = 12
86 forward_snoops = False
87 # the x86 table walker actually writes to the table-walker cache
88 if buildEnv['TARGET_ISA'] == 'x86':
89 is_read_only = False
90 else:
91 is_read_only = True