Searched refs:vid (Results 1 - 4 of 4) sorted by relevance
/gem5/src/dev/arm/ |
H A D | vgic.cc | 103 struct vcpuIntData *vid = &vcpuData[ctx_id]; 109 pkt->setLE<uint32_t>(vid->vctrl); 112 int i = findHighestPendingLR(vid); 113 if (i < 0 || !vid->vctrl.En) { 116 ListReg *lr = &vid->LR[i]; 162 struct vcpuIntData *vid = &vcpuData[ctx_id]; 166 pkt->setLE<uint32_t>(vid->hcr); 175 ((uint32_t)vid->VMPriMask << 27) | 176 ((uint32_t)vid->VMBP << 21) | 177 ((uint32_t)vid [all...] |
H A D | vgic.hh | 216 uint32_t getMISR(struct vcpuIntData *vid); 222 unsigned int lrPending(struct vcpuIntData *vid) argument 226 if (vid->LR[i].State & LR_PENDING) 231 unsigned int lrValid(struct vcpuIntData *vid) argument 235 if (vid->LR[i].State) 242 int findHighestPendingLR(struct vcpuIntData *vid) argument 247 if ((vid->LR[i].State & LR_PENDING) && (vid->LR[i].Priority < prio)) { 249 prio = vid->LR[i].Priority; 255 int findLRForVIRQ(struct vcpuIntData *vid, in argument [all...] |
/gem5/src/cpu/ |
H A D | reg_class.hh | 313 static PhysRegId elemId(PhysRegId* vid, ElemIndex elem) argument 315 assert(vid->isVectorPhysReg()); 316 return PhysRegId(VecElemClass, vid->index(), elem);
|
/gem5/src/mem/slicc/symbols/ |
H A D | StateMachine.py | 577 vid = "m_%s_ptr" % var.ident 580 code('assert($vid != NULL);') 593 m_net_ptr->set${network}NetQueue(m_version + base, $vid->getOrdered(), $vnet, 594 "$vnet_type", $vid); 598 code('$vid->setPriority(${{var["rank"]}})') 614 vid = "m_%s_ptr" % var.ident 618 code('$vid = new ${{vtype.c_ident}};') 620 code('(*$vid) = ${{var["default"]}};') 624 expr = "%s = new %s%s" % (vid, vtype.c_ident, th) 630 code('assert($vid ! [all...] |
Completed in 10 milliseconds