/gem5/src/arch/arm/insts/ |
H A D | neon64_mem.hh | 72 int shiftAmt = lsbPos % 64; 83 maskBits = sMask << shiftAmt; 86 dest->lo = (dest->lo & (~maskBits)) | ((src & sMask) << shiftAmt); 88 dest->hi = (dest->hi & (~maskBits)) | ((src & sMask) << shiftAmt); 108 int shiftAmt = lsbPos % 64; 119 data = (src.lo >> shiftAmt) & maskBits; 121 data = (src.hi >> shiftAmt) & maskBits;
|
H A D | mem.cc | 58 if (shiftType != LSL || shiftAmt != 0) { 61 ccprintf(os, " LSL #%d", shiftAmt); 64 ccprintf(os, " LSR #%d", (shiftAmt == 0) ? 32 : shiftAmt); 67 ccprintf(os, " ASR #%d", (shiftAmt == 0) ? 32 : shiftAmt); 70 if (shiftAmt == 0) { 73 ccprintf(os, " ROR #%d", shiftAmt);
|
H A D | static_inst.cc | 92 ArmStaticInst::shiftReg64(uint64_t base, uint64_t shiftAmt, argument 95 shiftAmt = shiftAmt % width; 102 return base << shiftAmt; 104 if (shiftAmt == 0) 107 return (base & mask(width)) >> shiftAmt; 109 if (shiftAmt == 0) { 113 base >>= shiftAmt; local 114 base = sign_bit ? (base | ~mask(intWidth - shiftAmt)) : base; 118 if (shiftAmt 131 extendReg64(uint64_t base, ArmExtendType type, uint64_t shiftAmt, uint8_t width) const argument [all...] |
H A D | data64.hh | 84 int32_t shiftAmt; member in class:ArmISA::DataXSRegOp 92 shiftAmt(_shiftAmt), shiftType(_shiftType) 104 int32_t shiftAmt; member in class:ArmISA::DataXERegOp 111 extendType(_extendType), shiftAmt(_shiftAmt)
|
H A D | static_inst.hh | 75 int64_t shiftReg64(uint64_t base, uint64_t shiftAmt, 78 uint64_t shiftAmt, uint8_t width) const; 180 bool immShift, uint32_t shiftAmt, 184 int64_t shiftAmt) const; 190 IntRegIndex rs, uint32_t shiftAmt, ArmShiftType type,
|
H A D | pred_inst.cc | 92 op2, INTREG_ZERO, shiftAmt, shiftType, 0);
|
H A D | data64.cc | 69 op2, INTREG_ZERO, shiftAmt, shiftType, 0); 78 op2, INTREG_ZERO, shiftAmt, LSL, 0);
|
H A D | macromem.hh | 350 uint32_t shiftAmt; member in class:ArmISA::MicroIntRegXOp 357 type(_type), shiftAmt(_shiftAmt) 372 int32_t shiftAmt; member in class:ArmISA::MicroIntRegOp 380 shiftAmt(_shiftAmt), shiftType(_shiftType)
|
H A D | mem64.cc | 160 printExtendOperand(false, ss, offset, type, shiftAmt);
|
H A D | pred_inst.hh | 301 int32_t shiftAmt; member in class:ArmISA::DataRegOp 309 shiftAmt(_shiftAmt), shiftType(_shiftType)
|
H A D | mem64.hh | 209 uint64_t shiftAmt; member in class:ArmISA::MemoryReg64 216 offset(_offset), type(_type), shiftAmt(_shiftAmt)
|
H A D | misc.hh | 350 int32_t shiftAmt; member in class:RegImmRegShiftOp 358 shiftAmt(_shiftAmt), shiftType(_shiftType)
|
H A D | mem.hh | 295 int32_t shiftAmt; member in class:ArmISA::MemoryReg 304 shiftAmt(_shiftAmt), shiftType(_shiftType), index(_index)
|
H A D | misc.cc | 319 printShiftOperand(ss, op1, true, shiftAmt, INTREG_ZERO, shiftType);
|
H A D | macromem.cc | 1566 printExtendOperand(false, ss, (IntRegIndex)urc, type, shiftAmt);
|