Searched hist:13412 (Results 1 - 2 of 2) sorted by relevance
/gem5/src/mem/cache/ | ||
H A D | cache.cc | 13412:bc5b08f44e6d Tue Nov 06 06:24:00 EST 2018 Nikos Nikoleris <nikos.nikoleris@arm.com> mem-cache: Align how we handle requests in atomic with timing Requests, for which a cache has already committed to respond do not perform any lookups. Previously in atomic mode the packet would pay the lookup latency while in timing it wouldn't. This patch aligns recvAtomic with recvTimingReq and removes the lookup latency from the the handling of such requests. Change-Id: I50a0631f8058e5086d94d55af0e1788a60e2883f Signed-off-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/14175 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> |
H A D | base.cc | 13412:bc5b08f44e6d Tue Nov 06 06:24:00 EST 2018 Nikos Nikoleris <nikos.nikoleris@arm.com> mem-cache: Align how we handle requests in atomic with timing Requests, for which a cache has already committed to respond do not perform any lookups. Previously in atomic mode the packet would pay the lookup latency while in timing it wouldn't. This patch aligns recvAtomic with recvTimingReq and removes the lookup latency from the the handling of such requests. Change-Id: I50a0631f8058e5086d94d55af0e1788a60e2883f Signed-off-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-on: https://gem5-review.googlesource.com/c/14175 Reviewed-by: Daniel Carvalho <odanrc@yahoo.com.br> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> |
Completed in 33 milliseconds