Searched hist:11866 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/mem/cache/ | ||
| H A D | mshr.cc | 11866:8732d8d0a9e5 Tue Feb 21 09:14:00 EST 2017 Sascha Bischoff <sascha.bischoff@arm.com> mem: Fix MSHR assert triggering for invalidated prefetches This changeset updates an assert in src/mem/cache/mshr.cc which was erroneously catching invalidated prefetch requests. These requests can become invalidated if another component writes (an exclusive access) to this location during the time that the read request is in flight. The original assert made the assumption that these cases can only occur for reads generated by the CPU, and hence prefetcher-generated requests would sometimes trip the assert. Change-Id: If4f043273a688c2bab8f7a641192a2b583e7b20e Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Signed-off-by: Andreas Sandberg <andreas.sandberg@arm.com> |
Completed in 20 milliseconds