Searched refs:MISCREG_ICV_AP0R0_EL1 (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/arm/
H A Dmiscregs.hh762 MISCREG_ICV_AP0R0_EL1, enumerator in enum:ArmISA::MiscRegIndex
/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc148 return isa->readMiscRegNoEffect(MISCREG_ICV_AP0R0_EL1);
770 return isa->setMiscRegNoEffect(MISCREG_ICV_AP0R0_EL1, val);

Completed in 21 milliseconds