Searched refs:MISCREG_ICH_AP0R0 (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/arm/
H A Dmiscregs.hh847 MISCREG_ICH_AP0R0, enumerator in enum:ArmISA::MiscRegIndex
H A Dmiscregs.cc739 return MISCREG_ICH_AP0R0;
4676 .mapsTo(MISCREG_ICH_AP0R0);
4865 InitReg(MISCREG_ICH_AP0R0)
/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc625 case MISCREG_ICH_AP0R0:
1571 case MISCREG_ICH_AP0R0:

Completed in 30 milliseconds