Searched hist:3281 (Results 1 - 1 of 1) sorted by relevance
/gem5/src/mem/ | ||
H A D | physical.cc | 3281:d0f7a2e1573f Thu Oct 12 13:33:00 EDT 2006 Ron Dreslinski <rdreslin@umich.edu> Fix problems with unCacheable addresses in timing-coherence src/base/traceflags.py: src/mem/physical.cc: Add debug falgs fro physical memory accesses src/mem/cache/cache_impl.hh: Snoops to uncacheable blocks should not happen src/mem/cache/miss/miss_queue.cc: Set the size properly on unCacheable accesses |
Completed in 25 milliseconds