Searched hist:11628 (Results 1 - 1 of 1) sorted by relevance
| /gem5/src/arch/x86/ | ||
| H A D | tlb.cc | 11628:85011e8eaad9 Tue Sep 13 23:18:00 EDT 2016 Michael LeBeane <michael.lebeane@amd.com> x86: Force strict ordering for memory mapped m5ops Normal MMAPPED_IPR requests are allowed to execute speculatively under the assumption that they have no side effects. The special case of m5ops that are treated like MMAPPED_IPR should not be allowed to execute speculatively, since they can have side-effects. Adding the STRICT_ORDER flag to these requests blocks execution until the associated instruction hits the ROB head. |
Completed in 25 milliseconds