Searched hist:10632 (Results 1 - 2 of 2) sorted by relevance

/gem5/src/arch/x86/isa/insts/simd128/floating_point/arithmetic/
H A Dsimultaneous_addition_and_subtraction.py10632:b415e0dabe21 Sat Jan 03 18:51:00 EST 2015 Maxime Martinasso <maxime.cscs@gmail.com> x86: implements the simd128 ADDSUBPD instruction

This patch implements the simd128 ADDSUBPD instruction for the x86 architecture.

Tested with a simple program in assembly language which executes the
instruction. Checked that different versions of the instruction are executed
by using the execution tracing option.

Committed by: Nilay Vaish <nilay@cs.wisc.edu
/gem5/src/arch/x86/isa/decoder/
H A Dtwo_byte_opcodes.isa10632:b415e0dabe21 Sat Jan 03 18:51:00 EST 2015 Maxime Martinasso <maxime.cscs@gmail.com> x86: implements the simd128 ADDSUBPD instruction

This patch implements the simd128 ADDSUBPD instruction for the x86 architecture.

Tested with a simple program in assembly language which executes the
instruction. Checked that different versions of the instruction are executed
by using the execution tracing option.

Committed by: Nilay Vaish <nilay@cs.wisc.edu

Completed in 33 milliseconds