Searched defs:MISCREG_WIRED (Results 1 - 1 of 1) sorted by relevance

/gem5/src/arch/mips/
H A Dregisters.hh164 MISCREG_WIRED = 48, //Bank 6:48-55 enumerator in enum:MipsISA::MiscRegIndex

Completed in 8 milliseconds