#
11960:c7bf1b698ccd |
|
29-Mar-2017 |
Gabe Black <gabeblack@google.com> |
stats: Update some stats after simulated program exit behavior was changed.
The following CL delayed program exit and changed the stats for many if not most of the SE mode regressions.
commit 2c1286865fc2542a0586ca4ff40b00765d17b348 Author: Brandon Potter <Brandon.Potter@amd.com> Date: Wed Mar 1 14:52:23 2017 -0600
syscall-emul: Rewrite system call exit code
Change-Id: Id241f2b7d5374947597c715ee44febe1acc5ea16 Reviewed-on: https://gem5-review.googlesource.com/2656 Maintainer: Jason Lowe-Power <jason@lowepower.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com>
|
#
11570:4aac82f10951 |
|
21-Jul-2016 |
Curtis Dunham <Curtis.Dunham@arm.com> |
stats: update references
|
#
11515:c48c7cc5a522 |
|
02-Jun-2016 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update to match ARM ISA changes
|
#
11388:bd4125134e77 |
|
17-Mar-2016 |
Steve Reinhardt <steve.reinhardt@amd.com> |
stats: update stats for mmap changes
|
#
10036:80e84beef3bb |
|
24-Jan-2014 |
Ali Saidi <Ali.Saidi@ARM.com> |
stats: update stats for cache occupancy and clock domain changes
|
#
8802:ef66a9083bc4 |
|
28-Jan-2012 |
Gabe Black <gblack@eecs.umich.edu> |
SE/FS: Make both SE and FS tests available all the time.
|