111731Sjason@lowepower.com{ 211731Sjason@lowepower.com "name": null, 311731Sjason@lowepower.com "sim_quantum": 0, 411731Sjason@lowepower.com "system": { 511731Sjason@lowepower.com "kernel": "", 611731Sjason@lowepower.com "mmap_using_noreserve": false, 711731Sjason@lowepower.com "kernel_addr_check": true, 811731Sjason@lowepower.com "membus": { 911731Sjason@lowepower.com "point_of_coherency": true, 1011731Sjason@lowepower.com "system": "system", 1111731Sjason@lowepower.com "response_latency": 2, 1211731Sjason@lowepower.com "cxx_class": "CoherentXBar", 1311731Sjason@lowepower.com "forward_latency": 4, 1411731Sjason@lowepower.com "clk_domain": "system.clk_domain", 1511731Sjason@lowepower.com "width": 16, 1611731Sjason@lowepower.com "eventq_index": 0, 1711731Sjason@lowepower.com "default_p_state": "UNDEFINED", 1811731Sjason@lowepower.com "p_state_clk_gate_max": 1000000000000, 1911731Sjason@lowepower.com "master": { 2011731Sjason@lowepower.com "peer": [ 2111731Sjason@lowepower.com "system.physmem.port" 2211731Sjason@lowepower.com ], 2311731Sjason@lowepower.com "role": "MASTER" 2411731Sjason@lowepower.com }, 2511731Sjason@lowepower.com "type": "CoherentXBar", 2611731Sjason@lowepower.com "frontend_latency": 3, 2711731Sjason@lowepower.com "slave": { 2811731Sjason@lowepower.com "peer": [ 2911731Sjason@lowepower.com "system.system_port", 3011731Sjason@lowepower.com "system.cpu.icache_port", 3111731Sjason@lowepower.com "system.cpu.dcache_port" 3211731Sjason@lowepower.com ], 3311731Sjason@lowepower.com "role": "SLAVE" 3411731Sjason@lowepower.com }, 3511731Sjason@lowepower.com "p_state_clk_gate_min": 1000, 3611731Sjason@lowepower.com "snoop_filter": { 3711731Sjason@lowepower.com "name": "snoop_filter", 3811731Sjason@lowepower.com "system": "system", 3911731Sjason@lowepower.com "max_capacity": 8388608, 4011731Sjason@lowepower.com "eventq_index": 0, 4111731Sjason@lowepower.com "cxx_class": "SnoopFilter", 4211731Sjason@lowepower.com "path": "system.membus.snoop_filter", 4311731Sjason@lowepower.com "type": "SnoopFilter", 4411731Sjason@lowepower.com "lookup_latency": 1 4511731Sjason@lowepower.com }, 4611731Sjason@lowepower.com "power_model": null, 4711731Sjason@lowepower.com "path": "system.membus", 4811731Sjason@lowepower.com "snoop_response_latency": 4, 4911731Sjason@lowepower.com "name": "membus", 5011731Sjason@lowepower.com "p_state_clk_gate_bins": 20, 5111731Sjason@lowepower.com "use_default_range": false 5211731Sjason@lowepower.com }, 5311731Sjason@lowepower.com "symbolfile": "", 5411731Sjason@lowepower.com "readfile": "", 5511731Sjason@lowepower.com "thermal_model": null, 5611731Sjason@lowepower.com "cxx_class": "System", 5711731Sjason@lowepower.com "work_begin_cpu_id_exit": -1, 5811731Sjason@lowepower.com "load_offset": 0, 5911731Sjason@lowepower.com "work_begin_exit_count": 0, 6011731Sjason@lowepower.com "p_state_clk_gate_min": 1000, 6111731Sjason@lowepower.com "memories": [ 6211731Sjason@lowepower.com "system.physmem" 6311731Sjason@lowepower.com ], 6411731Sjason@lowepower.com "work_begin_ckpt_count": 0, 6511731Sjason@lowepower.com "clk_domain": { 6611731Sjason@lowepower.com "name": "clk_domain", 6711731Sjason@lowepower.com "clock": [ 6811731Sjason@lowepower.com 1000 6911731Sjason@lowepower.com ], 7011731Sjason@lowepower.com "init_perf_level": 0, 7111731Sjason@lowepower.com "voltage_domain": "system.voltage_domain", 7211731Sjason@lowepower.com "eventq_index": 0, 7311731Sjason@lowepower.com "cxx_class": "SrcClockDomain", 7411731Sjason@lowepower.com "path": "system.clk_domain", 7511731Sjason@lowepower.com "type": "SrcClockDomain", 7611731Sjason@lowepower.com "domain_id": -1 7711731Sjason@lowepower.com }, 7811731Sjason@lowepower.com "mem_ranges": [], 7911731Sjason@lowepower.com "eventq_index": 0, 8011731Sjason@lowepower.com "default_p_state": "UNDEFINED", 8111731Sjason@lowepower.com "p_state_clk_gate_max": 1000000000000, 8211731Sjason@lowepower.com "dvfs_handler": { 8311731Sjason@lowepower.com "enable": false, 8411731Sjason@lowepower.com "name": "dvfs_handler", 8511731Sjason@lowepower.com "sys_clk_domain": "system.clk_domain", 8611731Sjason@lowepower.com "transition_latency": 100000000, 8711731Sjason@lowepower.com "eventq_index": 0, 8811731Sjason@lowepower.com "cxx_class": "DVFSHandler", 8911731Sjason@lowepower.com "domains": [], 9011731Sjason@lowepower.com "path": "system.dvfs_handler", 9111731Sjason@lowepower.com "type": "DVFSHandler" 9211731Sjason@lowepower.com }, 9311731Sjason@lowepower.com "work_end_exit_count": 0, 9411731Sjason@lowepower.com "type": "System", 9511731Sjason@lowepower.com "voltage_domain": { 9611731Sjason@lowepower.com "name": "voltage_domain", 9711731Sjason@lowepower.com "eventq_index": 0, 9811731Sjason@lowepower.com "voltage": [ 9911731Sjason@lowepower.com "1.0" 10011731Sjason@lowepower.com ], 10111731Sjason@lowepower.com "cxx_class": "VoltageDomain", 10211731Sjason@lowepower.com "path": "system.voltage_domain", 10311731Sjason@lowepower.com "type": "VoltageDomain" 10411731Sjason@lowepower.com }, 10511731Sjason@lowepower.com "cache_line_size": 64, 10611731Sjason@lowepower.com "boot_osflags": "a", 10711731Sjason@lowepower.com "system_port": { 10811731Sjason@lowepower.com "peer": "system.membus.slave[0]", 10911731Sjason@lowepower.com "role": "MASTER" 11011731Sjason@lowepower.com }, 11111731Sjason@lowepower.com "physmem": { 11211731Sjason@lowepower.com "range": "0:134217727:0:0:0:0", 11311731Sjason@lowepower.com "latency": 30000, 11411731Sjason@lowepower.com "name": "physmem", 11511731Sjason@lowepower.com "p_state_clk_gate_min": 1000, 11611731Sjason@lowepower.com "eventq_index": 0, 11711731Sjason@lowepower.com "p_state_clk_gate_bins": 20, 11811731Sjason@lowepower.com "default_p_state": "UNDEFINED", 11911731Sjason@lowepower.com "kvm_map": true, 12011731Sjason@lowepower.com "clk_domain": "system.clk_domain", 12111731Sjason@lowepower.com "power_model": null, 12211731Sjason@lowepower.com "latency_var": 0, 12311731Sjason@lowepower.com "bandwidth": "73.000000", 12411731Sjason@lowepower.com "conf_table_reported": true, 12511731Sjason@lowepower.com "cxx_class": "SimpleMemory", 12611731Sjason@lowepower.com "p_state_clk_gate_max": 1000000000000, 12711731Sjason@lowepower.com "path": "system.physmem", 12811731Sjason@lowepower.com "null": false, 12911731Sjason@lowepower.com "type": "SimpleMemory", 13011731Sjason@lowepower.com "port": { 13111731Sjason@lowepower.com "peer": "system.membus.master[0]", 13211731Sjason@lowepower.com "role": "SLAVE" 13311731Sjason@lowepower.com }, 13411731Sjason@lowepower.com "in_addr_map": true 13511731Sjason@lowepower.com }, 13611731Sjason@lowepower.com "power_model": null, 13711731Sjason@lowepower.com "work_cpus_ckpt_count": 0, 13811731Sjason@lowepower.com "thermal_components": [], 13911731Sjason@lowepower.com "path": "system", 14011731Sjason@lowepower.com "cpu_clk_domain": { 14111731Sjason@lowepower.com "name": "cpu_clk_domain", 14211731Sjason@lowepower.com "clock": [ 14311731Sjason@lowepower.com 500 14411731Sjason@lowepower.com ], 14511731Sjason@lowepower.com "init_perf_level": 0, 14611731Sjason@lowepower.com "voltage_domain": "system.voltage_domain", 14711731Sjason@lowepower.com "eventq_index": 0, 14811731Sjason@lowepower.com "cxx_class": "SrcClockDomain", 14911731Sjason@lowepower.com "path": "system.cpu_clk_domain", 15011731Sjason@lowepower.com "type": "SrcClockDomain", 15111731Sjason@lowepower.com "domain_id": -1 15211731Sjason@lowepower.com }, 15311731Sjason@lowepower.com "work_end_ckpt_count": 0, 15411731Sjason@lowepower.com "mem_mode": "atomic", 15511731Sjason@lowepower.com "name": "system", 15611731Sjason@lowepower.com "init_param": 0, 15711731Sjason@lowepower.com "p_state_clk_gate_bins": 20, 15811731Sjason@lowepower.com "load_addr_mask": 1099511627775, 15911731Sjason@lowepower.com "cpu": [ 16011731Sjason@lowepower.com { 16111731Sjason@lowepower.com "do_statistics_insts": true, 16211731Sjason@lowepower.com "numThreads": 1, 16311731Sjason@lowepower.com "itb": { 16411731Sjason@lowepower.com "name": "itb", 16511731Sjason@lowepower.com "eventq_index": 0, 16611731Sjason@lowepower.com "cxx_class": "RiscvISA::TLB", 16711731Sjason@lowepower.com "path": "system.cpu.itb", 16811731Sjason@lowepower.com "type": "RiscvTLB", 16911731Sjason@lowepower.com "size": 64 17011731Sjason@lowepower.com }, 17111731Sjason@lowepower.com "simulate_data_stalls": false, 17211731Sjason@lowepower.com "function_trace": false, 17311731Sjason@lowepower.com "do_checkpoint_insts": true, 17411731Sjason@lowepower.com "cxx_class": "AtomicSimpleCPU", 17511731Sjason@lowepower.com "max_loads_all_threads": 0, 17611731Sjason@lowepower.com "system": "system", 17711731Sjason@lowepower.com "clk_domain": "system.cpu_clk_domain", 17811731Sjason@lowepower.com "function_trace_start": 0, 17911731Sjason@lowepower.com "cpu_id": 0, 18011731Sjason@lowepower.com "width": 1, 18111731Sjason@lowepower.com "checker": null, 18211731Sjason@lowepower.com "eventq_index": 0, 18311731Sjason@lowepower.com "default_p_state": "UNDEFINED", 18411731Sjason@lowepower.com "p_state_clk_gate_max": 1000000000000, 18511731Sjason@lowepower.com "do_quiesce": true, 18611731Sjason@lowepower.com "type": "AtomicSimpleCPU", 18711731Sjason@lowepower.com "fastmem": false, 18811731Sjason@lowepower.com "profile": 0, 18911731Sjason@lowepower.com "icache_port": { 19011731Sjason@lowepower.com "peer": "system.membus.slave[1]", 19111731Sjason@lowepower.com "role": "MASTER" 19211731Sjason@lowepower.com }, 19311731Sjason@lowepower.com "p_state_clk_gate_bins": 20, 19411731Sjason@lowepower.com "p_state_clk_gate_min": 1000, 19512137Sar4jc@virginia.edu "syscallRetryLatency": 10000, 19611731Sjason@lowepower.com "interrupts": [ 19711731Sjason@lowepower.com { 19811731Sjason@lowepower.com "eventq_index": 0, 19911731Sjason@lowepower.com "path": "system.cpu.interrupts", 20011731Sjason@lowepower.com "type": "RiscvInterrupts", 20111731Sjason@lowepower.com "name": "interrupts", 20211731Sjason@lowepower.com "cxx_class": "RiscvISA::Interrupts" 20311731Sjason@lowepower.com } 20411731Sjason@lowepower.com ], 20511731Sjason@lowepower.com "dcache_port": { 20611731Sjason@lowepower.com "peer": "system.membus.slave[2]", 20711731Sjason@lowepower.com "role": "MASTER" 20811731Sjason@lowepower.com }, 20911731Sjason@lowepower.com "socket_id": 0, 21011731Sjason@lowepower.com "power_model": null, 21111731Sjason@lowepower.com "max_insts_all_threads": 0, 21211731Sjason@lowepower.com "path": "system.cpu", 21311731Sjason@lowepower.com "max_loads_any_thread": 0, 21411731Sjason@lowepower.com "switched_out": false, 21511731Sjason@lowepower.com "workload": [ 21611731Sjason@lowepower.com { 21711731Sjason@lowepower.com "uid": 100, 21811731Sjason@lowepower.com "pid": 100, 21911731Sjason@lowepower.com "kvmInSE": false, 22012137Sar4jc@virginia.edu "cxx_class": "Process", 22112137Sar4jc@virginia.edu "executable": "/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64m/insttest", 22211731Sjason@lowepower.com "drivers": [], 22311731Sjason@lowepower.com "system": "system", 22411731Sjason@lowepower.com "gid": 100, 22511731Sjason@lowepower.com "eventq_index": 0, 22611731Sjason@lowepower.com "env": [], 22712137Sar4jc@virginia.edu "maxStackSize": 67108864, 22812137Sar4jc@virginia.edu "ppid": 0, 22912137Sar4jc@virginia.edu "type": "Process", 23011731Sjason@lowepower.com "cwd": "", 23112137Sar4jc@virginia.edu "pgid": 100, 23211731Sjason@lowepower.com "simpoint": 0, 23311731Sjason@lowepower.com "euid": 100, 23412137Sar4jc@virginia.edu "input": "cin", 23511731Sjason@lowepower.com "path": "system.cpu.workload", 23611731Sjason@lowepower.com "name": "workload", 23711731Sjason@lowepower.com "cmd": [ 23811731Sjason@lowepower.com "insttest" 23911731Sjason@lowepower.com ], 24011731Sjason@lowepower.com "errout": "cerr", 24111731Sjason@lowepower.com "useArchPT": false, 24211731Sjason@lowepower.com "egid": 100, 24311731Sjason@lowepower.com "output": "cout" 24411731Sjason@lowepower.com } 24511731Sjason@lowepower.com ], 24611731Sjason@lowepower.com "name": "cpu", 24712137Sar4jc@virginia.edu "wait_for_remote_gdb": false, 24811731Sjason@lowepower.com "dtb": { 24911731Sjason@lowepower.com "name": "dtb", 25011731Sjason@lowepower.com "eventq_index": 0, 25111731Sjason@lowepower.com "cxx_class": "RiscvISA::TLB", 25211731Sjason@lowepower.com "path": "system.cpu.dtb", 25311731Sjason@lowepower.com "type": "RiscvTLB", 25411731Sjason@lowepower.com "size": 64 25511731Sjason@lowepower.com }, 25611731Sjason@lowepower.com "simpoint_start_insts": [], 25711731Sjason@lowepower.com "max_insts_any_thread": 0, 25811731Sjason@lowepower.com "simulate_inst_stalls": false, 25911731Sjason@lowepower.com "progress_interval": 0, 26011731Sjason@lowepower.com "branchPred": null, 26111731Sjason@lowepower.com "isa": [ 26211731Sjason@lowepower.com { 26311731Sjason@lowepower.com "eventq_index": 0, 26411731Sjason@lowepower.com "path": "system.cpu.isa", 26511731Sjason@lowepower.com "type": "RiscvISA", 26611731Sjason@lowepower.com "name": "isa", 26711731Sjason@lowepower.com "cxx_class": "RiscvISA::ISA" 26811731Sjason@lowepower.com } 26911731Sjason@lowepower.com ], 27011731Sjason@lowepower.com "tracer": { 27111731Sjason@lowepower.com "eventq_index": 0, 27211731Sjason@lowepower.com "path": "system.cpu.tracer", 27311731Sjason@lowepower.com "type": "ExeTracer", 27411731Sjason@lowepower.com "name": "tracer", 27511731Sjason@lowepower.com "cxx_class": "Trace::ExeTracer" 27611731Sjason@lowepower.com } 27711731Sjason@lowepower.com } 27811731Sjason@lowepower.com ], 27911731Sjason@lowepower.com "multi_thread": false, 28011731Sjason@lowepower.com "exit_on_work_items": false, 28111731Sjason@lowepower.com "work_item_id": -1, 28211731Sjason@lowepower.com "num_work_ids": 16 28311731Sjason@lowepower.com }, 28411731Sjason@lowepower.com "time_sync_period": 100000000000, 28511731Sjason@lowepower.com "eventq_index": 0, 28611731Sjason@lowepower.com "time_sync_spin_threshold": 100000000, 28711731Sjason@lowepower.com "cxx_class": "Root", 28811731Sjason@lowepower.com "path": "root", 28911731Sjason@lowepower.com "time_sync_enable": false, 29011731Sjason@lowepower.com "type": "Root", 29111731Sjason@lowepower.com "full_system": false 29211731Sjason@lowepower.com}