stats.txt revision 11530:6e143fd2cabf
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000100 # Number of seconds simulated 4sim_ticks 100232 # Number of ticks simulated 5final_tick 100232 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000 # Frequency of simulated ticks 7host_inst_rate 93908 # Simulator instruction rate (inst/s) 8host_op_rate 93894 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 1668107 # Simulator tick rate (ticks/s) 10host_mem_usage 455812 # Number of bytes of host memory used 11host_seconds 0.06 # Real time elapsed on the host 12sim_insts 5641 # Number of instructions simulated 13sim_ops 5641 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1 # Clock period in ticks 16system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 17system.mem_ctrls.bytes_read::ruby.dir_cntrl0 94208 # Number of bytes read from this memory 18system.mem_ctrls.bytes_read::total 94208 # Number of bytes read from this memory 19system.mem_ctrls.bytes_written::ruby.dir_cntrl0 93952 # Number of bytes written to this memory 20system.mem_ctrls.bytes_written::total 93952 # Number of bytes written to this memory 21system.mem_ctrls.num_reads::ruby.dir_cntrl0 1472 # Number of read requests responded to by this memory 22system.mem_ctrls.num_reads::total 1472 # Number of read requests responded to by this memory 23system.mem_ctrls.num_writes::ruby.dir_cntrl0 1468 # Number of write requests responded to by this memory 24system.mem_ctrls.num_writes::total 1468 # Number of write requests responded to by this memory 25system.mem_ctrls.bw_read::ruby.dir_cntrl0 939899433 # Total read bandwidth from this memory (bytes/s) 26system.mem_ctrls.bw_read::total 939899433 # Total read bandwidth from this memory (bytes/s) 27system.mem_ctrls.bw_write::ruby.dir_cntrl0 937345359 # Write bandwidth from this memory (bytes/s) 28system.mem_ctrls.bw_write::total 937345359 # Write bandwidth from this memory (bytes/s) 29system.mem_ctrls.bw_total::ruby.dir_cntrl0 1877244792 # Total bandwidth to/from this memory (bytes/s) 30system.mem_ctrls.bw_total::total 1877244792 # Total bandwidth to/from this memory (bytes/s) 31system.mem_ctrls.readReqs 1472 # Number of read requests accepted 32system.mem_ctrls.writeReqs 1468 # Number of write requests accepted 33system.mem_ctrls.readBursts 1472 # Number of DRAM read bursts, including those serviced by the write queue 34system.mem_ctrls.writeBursts 1468 # Number of DRAM write bursts, including those merged in the write queue 35system.mem_ctrls.bytesReadDRAM 58752 # Total number of bytes read from DRAM 36system.mem_ctrls.bytesReadWrQ 35456 # Total number of bytes read from write queue 37system.mem_ctrls.bytesWritten 60352 # Total number of bytes written to DRAM 38system.mem_ctrls.bytesReadSys 94208 # Total read bytes from the system interface side 39system.mem_ctrls.bytesWrittenSys 93952 # Total written bytes from the system interface side 40system.mem_ctrls.servicedByWrQ 554 # Number of DRAM read bursts serviced by the write queue 41system.mem_ctrls.mergedWrBursts 502 # Number of DRAM write bursts merged with an existing one 42system.mem_ctrls.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 43system.mem_ctrls.perBankRdBursts::0 33 # Per bank write bursts 44system.mem_ctrls.perBankRdBursts::1 0 # Per bank write bursts 45system.mem_ctrls.perBankRdBursts::2 0 # Per bank write bursts 46system.mem_ctrls.perBankRdBursts::3 0 # Per bank write bursts 47system.mem_ctrls.perBankRdBursts::4 7 # Per bank write bursts 48system.mem_ctrls.perBankRdBursts::5 3 # Per bank write bursts 49system.mem_ctrls.perBankRdBursts::6 13 # Per bank write bursts 50system.mem_ctrls.perBankRdBursts::7 81 # Per bank write bursts 51system.mem_ctrls.perBankRdBursts::8 66 # Per bank write bursts 52system.mem_ctrls.perBankRdBursts::9 245 # Per bank write bursts 53system.mem_ctrls.perBankRdBursts::10 98 # Per bank write bursts 54system.mem_ctrls.perBankRdBursts::11 45 # Per bank write bursts 55system.mem_ctrls.perBankRdBursts::12 114 # Per bank write bursts 56system.mem_ctrls.perBankRdBursts::13 45 # Per bank write bursts 57system.mem_ctrls.perBankRdBursts::14 154 # Per bank write bursts 58system.mem_ctrls.perBankRdBursts::15 14 # Per bank write bursts 59system.mem_ctrls.perBankWrBursts::0 34 # Per bank write bursts 60system.mem_ctrls.perBankWrBursts::1 0 # Per bank write bursts 61system.mem_ctrls.perBankWrBursts::2 0 # Per bank write bursts 62system.mem_ctrls.perBankWrBursts::3 0 # Per bank write bursts 63system.mem_ctrls.perBankWrBursts::4 7 # Per bank write bursts 64system.mem_ctrls.perBankWrBursts::5 3 # Per bank write bursts 65system.mem_ctrls.perBankWrBursts::6 13 # Per bank write bursts 66system.mem_ctrls.perBankWrBursts::7 74 # Per bank write bursts 67system.mem_ctrls.perBankWrBursts::8 60 # Per bank write bursts 68system.mem_ctrls.perBankWrBursts::9 247 # Per bank write bursts 69system.mem_ctrls.perBankWrBursts::10 100 # Per bank write bursts 70system.mem_ctrls.perBankWrBursts::11 46 # Per bank write bursts 71system.mem_ctrls.perBankWrBursts::12 118 # Per bank write bursts 72system.mem_ctrls.perBankWrBursts::13 49 # Per bank write bursts 73system.mem_ctrls.perBankWrBursts::14 178 # Per bank write bursts 74system.mem_ctrls.perBankWrBursts::15 14 # Per bank write bursts 75system.mem_ctrls.numRdRetry 0 # Number of times read queue was full causing retry 76system.mem_ctrls.numWrRetry 0 # Number of times write queue was full causing retry 77system.mem_ctrls.totGap 100183 # Total gap between requests 78system.mem_ctrls.readPktSize::0 0 # Read request sizes (log2) 79system.mem_ctrls.readPktSize::1 0 # Read request sizes (log2) 80system.mem_ctrls.readPktSize::2 0 # Read request sizes (log2) 81system.mem_ctrls.readPktSize::3 0 # Read request sizes (log2) 82system.mem_ctrls.readPktSize::4 0 # Read request sizes (log2) 83system.mem_ctrls.readPktSize::5 0 # Read request sizes (log2) 84system.mem_ctrls.readPktSize::6 1472 # Read request sizes (log2) 85system.mem_ctrls.writePktSize::0 0 # Write request sizes (log2) 86system.mem_ctrls.writePktSize::1 0 # Write request sizes (log2) 87system.mem_ctrls.writePktSize::2 0 # Write request sizes (log2) 88system.mem_ctrls.writePktSize::3 0 # Write request sizes (log2) 89system.mem_ctrls.writePktSize::4 0 # Write request sizes (log2) 90system.mem_ctrls.writePktSize::5 0 # Write request sizes (log2) 91system.mem_ctrls.writePktSize::6 1468 # Write request sizes (log2) 92system.mem_ctrls.rdQLenPdf::0 918 # What read queue length does an incoming req see 93system.mem_ctrls.rdQLenPdf::1 0 # What read queue length does an incoming req see 94system.mem_ctrls.rdQLenPdf::2 0 # What read queue length does an incoming req see 95system.mem_ctrls.rdQLenPdf::3 0 # What read queue length does an incoming req see 96system.mem_ctrls.rdQLenPdf::4 0 # What read queue length does an incoming req see 97system.mem_ctrls.rdQLenPdf::5 0 # What read queue length does an incoming req see 98system.mem_ctrls.rdQLenPdf::6 0 # What read queue length does an incoming req see 99system.mem_ctrls.rdQLenPdf::7 0 # What read queue length does an incoming req see 100system.mem_ctrls.rdQLenPdf::8 0 # What read queue length does an incoming req see 101system.mem_ctrls.rdQLenPdf::9 0 # What read queue length does an incoming req see 102system.mem_ctrls.rdQLenPdf::10 0 # What read queue length does an incoming req see 103system.mem_ctrls.rdQLenPdf::11 0 # What read queue length does an incoming req see 104system.mem_ctrls.rdQLenPdf::12 0 # What read queue length does an incoming req see 105system.mem_ctrls.rdQLenPdf::13 0 # What read queue length does an incoming req see 106system.mem_ctrls.rdQLenPdf::14 0 # What read queue length does an incoming req see 107system.mem_ctrls.rdQLenPdf::15 0 # What read queue length does an incoming req see 108system.mem_ctrls.rdQLenPdf::16 0 # What read queue length does an incoming req see 109system.mem_ctrls.rdQLenPdf::17 0 # What read queue length does an incoming req see 110system.mem_ctrls.rdQLenPdf::18 0 # What read queue length does an incoming req see 111system.mem_ctrls.rdQLenPdf::19 0 # What read queue length does an incoming req see 112system.mem_ctrls.rdQLenPdf::20 0 # What read queue length does an incoming req see 113system.mem_ctrls.rdQLenPdf::21 0 # What read queue length does an incoming req see 114system.mem_ctrls.rdQLenPdf::22 0 # What read queue length does an incoming req see 115system.mem_ctrls.rdQLenPdf::23 0 # What read queue length does an incoming req see 116system.mem_ctrls.rdQLenPdf::24 0 # What read queue length does an incoming req see 117system.mem_ctrls.rdQLenPdf::25 0 # What read queue length does an incoming req see 118system.mem_ctrls.rdQLenPdf::26 0 # What read queue length does an incoming req see 119system.mem_ctrls.rdQLenPdf::27 0 # What read queue length does an incoming req see 120system.mem_ctrls.rdQLenPdf::28 0 # What read queue length does an incoming req see 121system.mem_ctrls.rdQLenPdf::29 0 # What read queue length does an incoming req see 122system.mem_ctrls.rdQLenPdf::30 0 # What read queue length does an incoming req see 123system.mem_ctrls.rdQLenPdf::31 0 # What read queue length does an incoming req see 124system.mem_ctrls.wrQLenPdf::0 1 # What write queue length does an incoming req see 125system.mem_ctrls.wrQLenPdf::1 1 # What write queue length does an incoming req see 126system.mem_ctrls.wrQLenPdf::2 1 # What write queue length does an incoming req see 127system.mem_ctrls.wrQLenPdf::3 1 # What write queue length does an incoming req see 128system.mem_ctrls.wrQLenPdf::4 1 # What write queue length does an incoming req see 129system.mem_ctrls.wrQLenPdf::5 1 # What write queue length does an incoming req see 130system.mem_ctrls.wrQLenPdf::6 1 # What write queue length does an incoming req see 131system.mem_ctrls.wrQLenPdf::7 1 # What write queue length does an incoming req see 132system.mem_ctrls.wrQLenPdf::8 1 # What write queue length does an incoming req see 133system.mem_ctrls.wrQLenPdf::9 1 # What write queue length does an incoming req see 134system.mem_ctrls.wrQLenPdf::10 1 # What write queue length does an incoming req see 135system.mem_ctrls.wrQLenPdf::11 1 # What write queue length does an incoming req see 136system.mem_ctrls.wrQLenPdf::12 1 # What write queue length does an incoming req see 137system.mem_ctrls.wrQLenPdf::13 1 # What write queue length does an incoming req see 138system.mem_ctrls.wrQLenPdf::14 1 # What write queue length does an incoming req see 139system.mem_ctrls.wrQLenPdf::15 5 # What write queue length does an incoming req see 140system.mem_ctrls.wrQLenPdf::16 8 # What write queue length does an incoming req see 141system.mem_ctrls.wrQLenPdf::17 50 # What write queue length does an incoming req see 142system.mem_ctrls.wrQLenPdf::18 60 # What write queue length does an incoming req see 143system.mem_ctrls.wrQLenPdf::19 60 # What write queue length does an incoming req see 144system.mem_ctrls.wrQLenPdf::20 67 # What write queue length does an incoming req see 145system.mem_ctrls.wrQLenPdf::21 61 # What write queue length does an incoming req see 146system.mem_ctrls.wrQLenPdf::22 59 # What write queue length does an incoming req see 147system.mem_ctrls.wrQLenPdf::23 58 # What write queue length does an incoming req see 148system.mem_ctrls.wrQLenPdf::24 58 # What write queue length does an incoming req see 149system.mem_ctrls.wrQLenPdf::25 58 # What write queue length does an incoming req see 150system.mem_ctrls.wrQLenPdf::26 58 # What write queue length does an incoming req see 151system.mem_ctrls.wrQLenPdf::27 58 # What write queue length does an incoming req see 152system.mem_ctrls.wrQLenPdf::28 58 # What write queue length does an incoming req see 153system.mem_ctrls.wrQLenPdf::29 58 # What write queue length does an incoming req see 154system.mem_ctrls.wrQLenPdf::30 58 # What write queue length does an incoming req see 155system.mem_ctrls.wrQLenPdf::31 58 # What write queue length does an incoming req see 156system.mem_ctrls.wrQLenPdf::32 58 # What write queue length does an incoming req see 157system.mem_ctrls.wrQLenPdf::33 1 # What write queue length does an incoming req see 158system.mem_ctrls.wrQLenPdf::34 0 # What write queue length does an incoming req see 159system.mem_ctrls.wrQLenPdf::35 0 # What write queue length does an incoming req see 160system.mem_ctrls.wrQLenPdf::36 0 # What write queue length does an incoming req see 161system.mem_ctrls.wrQLenPdf::37 0 # What write queue length does an incoming req see 162system.mem_ctrls.wrQLenPdf::38 0 # What write queue length does an incoming req see 163system.mem_ctrls.wrQLenPdf::39 0 # What write queue length does an incoming req see 164system.mem_ctrls.wrQLenPdf::40 0 # What write queue length does an incoming req see 165system.mem_ctrls.wrQLenPdf::41 0 # What write queue length does an incoming req see 166system.mem_ctrls.wrQLenPdf::42 0 # What write queue length does an incoming req see 167system.mem_ctrls.wrQLenPdf::43 0 # What write queue length does an incoming req see 168system.mem_ctrls.wrQLenPdf::44 0 # What write queue length does an incoming req see 169system.mem_ctrls.wrQLenPdf::45 0 # What write queue length does an incoming req see 170system.mem_ctrls.wrQLenPdf::46 0 # What write queue length does an incoming req see 171system.mem_ctrls.wrQLenPdf::47 0 # What write queue length does an incoming req see 172system.mem_ctrls.wrQLenPdf::48 0 # What write queue length does an incoming req see 173system.mem_ctrls.wrQLenPdf::49 0 # What write queue length does an incoming req see 174system.mem_ctrls.wrQLenPdf::50 0 # What write queue length does an incoming req see 175system.mem_ctrls.wrQLenPdf::51 0 # What write queue length does an incoming req see 176system.mem_ctrls.wrQLenPdf::52 0 # What write queue length does an incoming req see 177system.mem_ctrls.wrQLenPdf::53 0 # What write queue length does an incoming req see 178system.mem_ctrls.wrQLenPdf::54 0 # What write queue length does an incoming req see 179system.mem_ctrls.wrQLenPdf::55 0 # What write queue length does an incoming req see 180system.mem_ctrls.wrQLenPdf::56 0 # What write queue length does an incoming req see 181system.mem_ctrls.wrQLenPdf::57 0 # What write queue length does an incoming req see 182system.mem_ctrls.wrQLenPdf::58 0 # What write queue length does an incoming req see 183system.mem_ctrls.wrQLenPdf::59 0 # What write queue length does an incoming req see 184system.mem_ctrls.wrQLenPdf::60 0 # What write queue length does an incoming req see 185system.mem_ctrls.wrQLenPdf::61 0 # What write queue length does an incoming req see 186system.mem_ctrls.wrQLenPdf::62 0 # What write queue length does an incoming req see 187system.mem_ctrls.wrQLenPdf::63 0 # What write queue length does an incoming req see 188system.mem_ctrls.bytesPerActivate::samples 336 # Bytes accessed per row activation 189system.mem_ctrls.bytesPerActivate::mean 348.571429 # Bytes accessed per row activation 190system.mem_ctrls.bytesPerActivate::gmean 224.382213 # Bytes accessed per row activation 191system.mem_ctrls.bytesPerActivate::stdev 328.447975 # Bytes accessed per row activation 192system.mem_ctrls.bytesPerActivate::0-127 77 22.92% 22.92% # Bytes accessed per row activation 193system.mem_ctrls.bytesPerActivate::128-255 103 30.65% 53.57% # Bytes accessed per row activation 194system.mem_ctrls.bytesPerActivate::256-383 48 14.29% 67.86% # Bytes accessed per row activation 195system.mem_ctrls.bytesPerActivate::384-511 26 7.74% 75.60% # Bytes accessed per row activation 196system.mem_ctrls.bytesPerActivate::512-639 11 3.27% 78.87% # Bytes accessed per row activation 197system.mem_ctrls.bytesPerActivate::640-767 8 2.38% 81.25% # Bytes accessed per row activation 198system.mem_ctrls.bytesPerActivate::768-895 13 3.87% 85.12% # Bytes accessed per row activation 199system.mem_ctrls.bytesPerActivate::896-1023 7 2.08% 87.20% # Bytes accessed per row activation 200system.mem_ctrls.bytesPerActivate::1024-1151 43 12.80% 100.00% # Bytes accessed per row activation 201system.mem_ctrls.bytesPerActivate::total 336 # Bytes accessed per row activation 202system.mem_ctrls.rdPerTurnAround::samples 58 # Reads before turning the bus around for writes 203system.mem_ctrls.rdPerTurnAround::mean 15.706897 # Reads before turning the bus around for writes 204system.mem_ctrls.rdPerTurnAround::gmean 15.549891 # Reads before turning the bus around for writes 205system.mem_ctrls.rdPerTurnAround::stdev 2.720995 # Reads before turning the bus around for writes 206system.mem_ctrls.rdPerTurnAround::12-13 5 8.62% 8.62% # Reads before turning the bus around for writes 207system.mem_ctrls.rdPerTurnAround::14-15 26 44.83% 53.45% # Reads before turning the bus around for writes 208system.mem_ctrls.rdPerTurnAround::16-17 25 43.10% 96.55% # Reads before turning the bus around for writes 209system.mem_ctrls.rdPerTurnAround::18-19 1 1.72% 98.28% # Reads before turning the bus around for writes 210system.mem_ctrls.rdPerTurnAround::34-35 1 1.72% 100.00% # Reads before turning the bus around for writes 211system.mem_ctrls.rdPerTurnAround::total 58 # Reads before turning the bus around for writes 212system.mem_ctrls.wrPerTurnAround::samples 58 # Writes before turning the bus around for reads 213system.mem_ctrls.wrPerTurnAround::mean 16.258621 # Writes before turning the bus around for reads 214system.mem_ctrls.wrPerTurnAround::gmean 16.240724 # Writes before turning the bus around for reads 215system.mem_ctrls.wrPerTurnAround::stdev 0.806995 # Writes before turning the bus around for reads 216system.mem_ctrls.wrPerTurnAround::16 52 89.66% 89.66% # Writes before turning the bus around for reads 217system.mem_ctrls.wrPerTurnAround::18 4 6.90% 96.55% # Writes before turning the bus around for reads 218system.mem_ctrls.wrPerTurnAround::19 1 1.72% 98.28% # Writes before turning the bus around for reads 219system.mem_ctrls.wrPerTurnAround::20 1 1.72% 100.00% # Writes before turning the bus around for reads 220system.mem_ctrls.wrPerTurnAround::total 58 # Writes before turning the bus around for reads 221system.mem_ctrls.totQLat 12638 # Total ticks spent queuing 222system.mem_ctrls.totMemAccLat 30080 # Total ticks spent from burst creation until serviced by the DRAM 223system.mem_ctrls.totBusLat 4590 # Total ticks spent in databus transfers 224system.mem_ctrls.avgQLat 13.77 # Average queueing delay per DRAM burst 225system.mem_ctrls.avgBusLat 5.00 # Average bus latency per DRAM burst 226system.mem_ctrls.avgMemAccLat 32.77 # Average memory access latency per DRAM burst 227system.mem_ctrls.avgRdBW 586.16 # Average DRAM read bandwidth in MiByte/s 228system.mem_ctrls.avgWrBW 602.12 # Average achieved write bandwidth in MiByte/s 229system.mem_ctrls.avgRdBWSys 939.90 # Average system read bandwidth in MiByte/s 230system.mem_ctrls.avgWrBWSys 937.35 # Average system write bandwidth in MiByte/s 231system.mem_ctrls.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 232system.mem_ctrls.busUtil 9.28 # Data bus utilization in percentage 233system.mem_ctrls.busUtilRead 4.58 # Data bus utilization in percentage for reads 234system.mem_ctrls.busUtilWrite 4.70 # Data bus utilization in percentage for writes 235system.mem_ctrls.avgRdQLen 1.00 # Average read queue length when enqueuing 236system.mem_ctrls.avgWrQLen 25.54 # Average write queue length when enqueuing 237system.mem_ctrls.readRowHits 642 # Number of row buffer hits during reads 238system.mem_ctrls.writeRowHits 873 # Number of row buffer hits during writes 239system.mem_ctrls.readRowHitRate 69.93 # Row buffer hit rate for reads 240system.mem_ctrls.writeRowHitRate 90.37 # Row buffer hit rate for writes 241system.mem_ctrls.avgGap 34.08 # Average gap between requests 242system.mem_ctrls.pageHitRate 80.41 # Row buffer hit rate, read and write combined 243system.mem_ctrls_0.actEnergy 491400 # Energy for activate commands per rank (pJ) 244system.mem_ctrls_0.preEnergy 273000 # Energy for precharge commands per rank (pJ) 245system.mem_ctrls_0.readEnergy 1547520 # Energy for read commands per rank (pJ) 246system.mem_ctrls_0.writeEnergy 1099008 # Energy for write commands per rank (pJ) 247system.mem_ctrls_0.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ) 248system.mem_ctrls_0.actBackEnergy 55680336 # Energy for active background per rank (pJ) 249system.mem_ctrls_0.preBackEnergy 7372800 # Energy for precharge background per rank (pJ) 250system.mem_ctrls_0.totalEnergy 72566784 # Total energy per rank (pJ) 251system.mem_ctrls_0.averagePower 774.524869 # Core power per rank (mW) 252system.mem_ctrls_0.memoryStateTime::IDLE 11950 # Time in different power states 253system.mem_ctrls_0.memoryStateTime::REF 3120 # Time in different power states 254system.mem_ctrls_0.memoryStateTime::PRE_PDN 0 # Time in different power states 255system.mem_ctrls_0.memoryStateTime::ACT 78690 # Time in different power states 256system.mem_ctrls_0.memoryStateTime::ACT_PDN 0 # Time in different power states 257system.mem_ctrls_1.actEnergy 1882440 # Energy for activate commands per rank (pJ) 258system.mem_ctrls_1.preEnergy 1045800 # Energy for precharge commands per rank (pJ) 259system.mem_ctrls_1.readEnergy 9247680 # Energy for read commands per rank (pJ) 260system.mem_ctrls_1.writeEnergy 7993728 # Energy for write commands per rank (pJ) 261system.mem_ctrls_1.refreshEnergy 6102720 # Energy for refresh commands per rank (pJ) 262system.mem_ctrls_1.actBackEnergy 63740592 # Energy for active background per rank (pJ) 263system.mem_ctrls_1.preBackEnergy 302400 # Energy for precharge background per rank (pJ) 264system.mem_ctrls_1.totalEnergy 90315360 # Total energy per rank (pJ) 265system.mem_ctrls_1.averagePower 963.960210 # Core power per rank (mW) 266system.mem_ctrls_1.memoryStateTime::IDLE 182 # Time in different power states 267system.mem_ctrls_1.memoryStateTime::REF 3120 # Time in different power states 268system.mem_ctrls_1.memoryStateTime::PRE_PDN 0 # Time in different power states 269system.mem_ctrls_1.memoryStateTime::ACT 90404 # Time in different power states 270system.mem_ctrls_1.memoryStateTime::ACT_PDN 0 # Time in different power states 271system.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 272system.cpu.clk_domain.clock 1 # Clock period in ticks 273system.cpu.dtb.read_hits 0 # DTB read hits 274system.cpu.dtb.read_misses 0 # DTB read misses 275system.cpu.dtb.read_accesses 0 # DTB read accesses 276system.cpu.dtb.write_hits 0 # DTB write hits 277system.cpu.dtb.write_misses 0 # DTB write misses 278system.cpu.dtb.write_accesses 0 # DTB write accesses 279system.cpu.dtb.hits 0 # DTB hits 280system.cpu.dtb.misses 0 # DTB misses 281system.cpu.dtb.accesses 0 # DTB accesses 282system.cpu.itb.read_hits 0 # DTB read hits 283system.cpu.itb.read_misses 0 # DTB read misses 284system.cpu.itb.read_accesses 0 # DTB read accesses 285system.cpu.itb.write_hits 0 # DTB write hits 286system.cpu.itb.write_misses 0 # DTB write misses 287system.cpu.itb.write_accesses 0 # DTB write accesses 288system.cpu.itb.hits 0 # DTB hits 289system.cpu.itb.misses 0 # DTB misses 290system.cpu.itb.accesses 0 # DTB accesses 291system.cpu.workload.num_syscalls 7 # Number of system calls 292system.cpu.pwrStateResidencyTicks::ON 100232 # Cumulative time (in ticks) in various power states 293system.cpu.numCycles 100232 # number of cpu cycles simulated 294system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 295system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 296system.cpu.committedInsts 5641 # Number of instructions committed 297system.cpu.committedOps 5641 # Number of ops (including micro ops) committed 298system.cpu.num_int_alu_accesses 4957 # Number of integer alu accesses 299system.cpu.num_fp_alu_accesses 2 # Number of float alu accesses 300system.cpu.num_func_calls 191 # number of times a function call or return occured 301system.cpu.num_conditional_control_insts 651 # number of instructions that are conditional controls 302system.cpu.num_int_insts 4957 # number of integer instructions 303system.cpu.num_fp_insts 2 # number of float instructions 304system.cpu.num_int_register_reads 7072 # number of times the integer registers were read 305system.cpu.num_int_register_writes 3291 # number of times the integer registers were written 306system.cpu.num_fp_register_reads 3 # number of times the floating registers were read 307system.cpu.num_fp_register_writes 1 # number of times the floating registers were written 308system.cpu.num_mem_refs 2037 # number of memory refs 309system.cpu.num_load_insts 1135 # Number of load instructions 310system.cpu.num_store_insts 902 # Number of store instructions 311system.cpu.num_idle_cycles 0 # Number of idle cycles 312system.cpu.num_busy_cycles 100232 # Number of busy cycles 313system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 314system.cpu.idle_fraction 0 # Percentage of idle cycles 315system.cpu.Branches 886 # Number of branches fetched 316system.cpu.op_class::No_OpClass 641 11.36% 11.36% # Class of executed instruction 317system.cpu.op_class::IntAlu 2960 52.46% 63.82% # Class of executed instruction 318system.cpu.op_class::IntMult 2 0.04% 63.86% # Class of executed instruction 319system.cpu.op_class::IntDiv 0 0.00% 63.86% # Class of executed instruction 320system.cpu.op_class::FloatAdd 2 0.04% 63.90% # Class of executed instruction 321system.cpu.op_class::FloatCmp 0 0.00% 63.90% # Class of executed instruction 322system.cpu.op_class::FloatCvt 0 0.00% 63.90% # Class of executed instruction 323system.cpu.op_class::FloatMult 0 0.00% 63.90% # Class of executed instruction 324system.cpu.op_class::FloatDiv 0 0.00% 63.90% # Class of executed instruction 325system.cpu.op_class::FloatSqrt 0 0.00% 63.90% # Class of executed instruction 326system.cpu.op_class::SimdAdd 0 0.00% 63.90% # Class of executed instruction 327system.cpu.op_class::SimdAddAcc 0 0.00% 63.90% # Class of executed instruction 328system.cpu.op_class::SimdAlu 0 0.00% 63.90% # Class of executed instruction 329system.cpu.op_class::SimdCmp 0 0.00% 63.90% # Class of executed instruction 330system.cpu.op_class::SimdCvt 0 0.00% 63.90% # Class of executed instruction 331system.cpu.op_class::SimdMisc 0 0.00% 63.90% # Class of executed instruction 332system.cpu.op_class::SimdMult 0 0.00% 63.90% # Class of executed instruction 333system.cpu.op_class::SimdMultAcc 0 0.00% 63.90% # Class of executed instruction 334system.cpu.op_class::SimdShift 0 0.00% 63.90% # Class of executed instruction 335system.cpu.op_class::SimdShiftAcc 0 0.00% 63.90% # Class of executed instruction 336system.cpu.op_class::SimdSqrt 0 0.00% 63.90% # Class of executed instruction 337system.cpu.op_class::SimdFloatAdd 0 0.00% 63.90% # Class of executed instruction 338system.cpu.op_class::SimdFloatAlu 0 0.00% 63.90% # Class of executed instruction 339system.cpu.op_class::SimdFloatCmp 0 0.00% 63.90% # Class of executed instruction 340system.cpu.op_class::SimdFloatCvt 0 0.00% 63.90% # Class of executed instruction 341system.cpu.op_class::SimdFloatDiv 0 0.00% 63.90% # Class of executed instruction 342system.cpu.op_class::SimdFloatMisc 0 0.00% 63.90% # Class of executed instruction 343system.cpu.op_class::SimdFloatMult 0 0.00% 63.90% # Class of executed instruction 344system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.90% # Class of executed instruction 345system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.90% # Class of executed instruction 346system.cpu.op_class::MemRead 1135 20.12% 84.01% # Class of executed instruction 347system.cpu.op_class::MemWrite 902 15.99% 100.00% # Class of executed instruction 348system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 349system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 350system.cpu.op_class::total 5642 # Class of executed instruction 351system.ruby.clk_domain.clock 1 # Clock period in ticks 352system.ruby.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 353system.ruby.delayHist::bucket_size 1 # delay histogram for all message 354system.ruby.delayHist::max_bucket 9 # delay histogram for all message 355system.ruby.delayHist::samples 2940 # delay histogram for all message 356system.ruby.delayHist | 2940 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for all message 357system.ruby.delayHist::total 2940 # delay histogram for all message 358system.ruby.outstanding_req_hist_seqr::bucket_size 1 359system.ruby.outstanding_req_hist_seqr::max_bucket 9 360system.ruby.outstanding_req_hist_seqr::samples 7679 361system.ruby.outstanding_req_hist_seqr::mean 1 362system.ruby.outstanding_req_hist_seqr::gmean 1 363system.ruby.outstanding_req_hist_seqr | 0 0.00% 0.00% | 7679 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 364system.ruby.outstanding_req_hist_seqr::total 7679 365system.ruby.latency_hist_seqr::bucket_size 64 366system.ruby.latency_hist_seqr::max_bucket 639 367system.ruby.latency_hist_seqr::samples 7678 368system.ruby.latency_hist_seqr::mean 12.054441 369system.ruby.latency_hist_seqr::gmean 2.136034 370system.ruby.latency_hist_seqr::stdev 27.599754 371system.ruby.latency_hist_seqr | 7372 96.01% 96.01% | 253 3.30% 99.31% | 37 0.48% 99.79% | 4 0.05% 99.84% | 6 0.08% 99.92% | 5 0.07% 99.99% | 0 0.00% 99.99% | 1 0.01% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 372system.ruby.latency_hist_seqr::total 7678 373system.ruby.hit_latency_hist_seqr::bucket_size 1 374system.ruby.hit_latency_hist_seqr::max_bucket 9 375system.ruby.hit_latency_hist_seqr::samples 6206 376system.ruby.hit_latency_hist_seqr::mean 1 377system.ruby.hit_latency_hist_seqr::gmean 1 378system.ruby.hit_latency_hist_seqr | 0 0.00% 0.00% | 6206 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 379system.ruby.hit_latency_hist_seqr::total 6206 380system.ruby.miss_latency_hist_seqr::bucket_size 64 381system.ruby.miss_latency_hist_seqr::max_bucket 639 382system.ruby.miss_latency_hist_seqr::samples 1472 383system.ruby.miss_latency_hist_seqr::mean 58.660326 384system.ruby.miss_latency_hist_seqr::gmean 52.389786 385system.ruby.miss_latency_hist_seqr::stdev 35.865583 386system.ruby.miss_latency_hist_seqr | 1166 79.21% 79.21% | 253 17.19% 96.40% | 37 2.51% 98.91% | 4 0.27% 99.18% | 6 0.41% 99.59% | 5 0.34% 99.93% | 0 0.00% 99.93% | 1 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 387system.ruby.miss_latency_hist_seqr::total 1472 388system.ruby.Directory.incomplete_times_seqr 1471 389system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 390system.ruby.l1_cntrl0.cacheMemory.demand_hits 6206 # Number of cache demand hits 391system.ruby.l1_cntrl0.cacheMemory.demand_misses 1472 # Number of cache demand misses 392system.ruby.l1_cntrl0.cacheMemory.demand_accesses 7678 # Number of cache demand accesses 393system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 394system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 395system.ruby.memctrl_clk_domain.clock 3 # Clock period in ticks 396system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 397system.ruby.network.routers0.percent_links_utilized 7.332987 398system.ruby.network.routers0.msg_count.Control::2 1472 399system.ruby.network.routers0.msg_count.Data::2 1468 400system.ruby.network.routers0.msg_count.Response_Data::4 1472 401system.ruby.network.routers0.msg_count.Writeback_Control::3 1468 402system.ruby.network.routers0.msg_bytes.Control::2 11776 403system.ruby.network.routers0.msg_bytes.Data::2 105696 404system.ruby.network.routers0.msg_bytes.Response_Data::4 105984 405system.ruby.network.routers0.msg_bytes.Writeback_Control::3 11744 406system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 407system.ruby.network.routers1.percent_links_utilized 7.332987 408system.ruby.network.routers1.msg_count.Control::2 1472 409system.ruby.network.routers1.msg_count.Data::2 1468 410system.ruby.network.routers1.msg_count.Response_Data::4 1472 411system.ruby.network.routers1.msg_count.Writeback_Control::3 1468 412system.ruby.network.routers1.msg_bytes.Control::2 11776 413system.ruby.network.routers1.msg_bytes.Data::2 105696 414system.ruby.network.routers1.msg_bytes.Response_Data::4 105984 415system.ruby.network.routers1.msg_bytes.Writeback_Control::3 11744 416system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 417system.ruby.network.routers2.percent_links_utilized 7.332987 418system.ruby.network.routers2.msg_count.Control::2 1472 419system.ruby.network.routers2.msg_count.Data::2 1468 420system.ruby.network.routers2.msg_count.Response_Data::4 1472 421system.ruby.network.routers2.msg_count.Writeback_Control::3 1468 422system.ruby.network.routers2.msg_bytes.Control::2 11776 423system.ruby.network.routers2.msg_bytes.Data::2 105696 424system.ruby.network.routers2.msg_bytes.Response_Data::4 105984 425system.ruby.network.routers2.msg_bytes.Writeback_Control::3 11744 426system.ruby.network.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 427system.ruby.network.msg_count.Control 4416 428system.ruby.network.msg_count.Data 4404 429system.ruby.network.msg_count.Response_Data 4416 430system.ruby.network.msg_count.Writeback_Control 4404 431system.ruby.network.msg_byte.Control 35328 432system.ruby.network.msg_byte.Data 317088 433system.ruby.network.msg_byte.Response_Data 317952 434system.ruby.network.msg_byte.Writeback_Control 35232 435system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 100232 # Cumulative time (in ticks) in various power states 436system.ruby.network.routers0.throttle0.link_utilization 7.340969 437system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 1472 438system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 1468 439system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4 105984 440system.ruby.network.routers0.throttle0.msg_bytes.Writeback_Control::3 11744 441system.ruby.network.routers0.throttle1.link_utilization 7.325006 442system.ruby.network.routers0.throttle1.msg_count.Control::2 1472 443system.ruby.network.routers0.throttle1.msg_count.Data::2 1468 444system.ruby.network.routers0.throttle1.msg_bytes.Control::2 11776 445system.ruby.network.routers0.throttle1.msg_bytes.Data::2 105696 446system.ruby.network.routers1.throttle0.link_utilization 7.325006 447system.ruby.network.routers1.throttle0.msg_count.Control::2 1472 448system.ruby.network.routers1.throttle0.msg_count.Data::2 1468 449system.ruby.network.routers1.throttle0.msg_bytes.Control::2 11776 450system.ruby.network.routers1.throttle0.msg_bytes.Data::2 105696 451system.ruby.network.routers1.throttle1.link_utilization 7.340969 452system.ruby.network.routers1.throttle1.msg_count.Response_Data::4 1472 453system.ruby.network.routers1.throttle1.msg_count.Writeback_Control::3 1468 454system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::4 105984 455system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Control::3 11744 456system.ruby.network.routers2.throttle0.link_utilization 7.340969 457system.ruby.network.routers2.throttle0.msg_count.Response_Data::4 1472 458system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::3 1468 459system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4 105984 460system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::3 11744 461system.ruby.network.routers2.throttle1.link_utilization 7.325006 462system.ruby.network.routers2.throttle1.msg_count.Control::2 1472 463system.ruby.network.routers2.throttle1.msg_count.Data::2 1468 464system.ruby.network.routers2.throttle1.msg_bytes.Control::2 11776 465system.ruby.network.routers2.throttle1.msg_bytes.Data::2 105696 466system.ruby.delayVCHist.vnet_1::bucket_size 1 # delay histogram for vnet_1 467system.ruby.delayVCHist.vnet_1::max_bucket 9 # delay histogram for vnet_1 468system.ruby.delayVCHist.vnet_1::samples 1472 # delay histogram for vnet_1 469system.ruby.delayVCHist.vnet_1 | 1472 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_1 470system.ruby.delayVCHist.vnet_1::total 1472 # delay histogram for vnet_1 471system.ruby.delayVCHist.vnet_2::bucket_size 1 # delay histogram for vnet_2 472system.ruby.delayVCHist.vnet_2::max_bucket 9 # delay histogram for vnet_2 473system.ruby.delayVCHist.vnet_2::samples 1468 # delay histogram for vnet_2 474system.ruby.delayVCHist.vnet_2 | 1468 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% # delay histogram for vnet_2 475system.ruby.delayVCHist.vnet_2::total 1468 # delay histogram for vnet_2 476system.ruby.LD.latency_hist_seqr::bucket_size 64 477system.ruby.LD.latency_hist_seqr::max_bucket 639 478system.ruby.LD.latency_hist_seqr::samples 1135 479system.ruby.LD.latency_hist_seqr::mean 33.525991 480system.ruby.LD.latency_hist_seqr::gmean 10.018050 481system.ruby.LD.latency_hist_seqr::stdev 38.312060 482system.ruby.LD.latency_hist_seqr | 999 88.02% 88.02% | 116 10.22% 98.24% | 13 1.15% 99.38% | 0 0.00% 99.38% | 6 0.53% 99.91% | 1 0.09% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 483system.ruby.LD.latency_hist_seqr::total 1135 484system.ruby.LD.hit_latency_hist_seqr::bucket_size 1 485system.ruby.LD.hit_latency_hist_seqr::max_bucket 9 486system.ruby.LD.hit_latency_hist_seqr::samples 466 487system.ruby.LD.hit_latency_hist_seqr::mean 1 488system.ruby.LD.hit_latency_hist_seqr::gmean 1 489system.ruby.LD.hit_latency_hist_seqr | 0 0.00% 0.00% | 466 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 490system.ruby.LD.hit_latency_hist_seqr::total 466 491system.ruby.LD.miss_latency_hist_seqr::bucket_size 64 492system.ruby.LD.miss_latency_hist_seqr::max_bucket 639 493system.ruby.LD.miss_latency_hist_seqr::samples 669 494system.ruby.LD.miss_latency_hist_seqr::mean 56.182362 495system.ruby.LD.miss_latency_hist_seqr::gmean 49.875907 496system.ruby.LD.miss_latency_hist_seqr::stdev 35.208867 497system.ruby.LD.miss_latency_hist_seqr | 533 79.67% 79.67% | 116 17.34% 97.01% | 13 1.94% 98.95% | 0 0.00% 98.95% | 6 0.90% 99.85% | 1 0.15% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 498system.ruby.LD.miss_latency_hist_seqr::total 669 499system.ruby.ST.latency_hist_seqr::bucket_size 64 500system.ruby.ST.latency_hist_seqr::max_bucket 639 501system.ruby.ST.latency_hist_seqr::samples 901 502system.ruby.ST.latency_hist_seqr::mean 13.069922 503system.ruby.ST.latency_hist_seqr::gmean 2.509564 504system.ruby.ST.latency_hist_seqr::stdev 28.093942 505system.ruby.ST.latency_hist_seqr | 870 96.56% 96.56% | 27 3.00% 99.56% | 3 0.33% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 0 0.00% 99.89% | 1 0.11% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 506system.ruby.ST.latency_hist_seqr::total 901 507system.ruby.ST.hit_latency_hist_seqr::bucket_size 1 508system.ruby.ST.hit_latency_hist_seqr::max_bucket 9 509system.ruby.ST.hit_latency_hist_seqr::samples 684 510system.ruby.ST.hit_latency_hist_seqr::mean 1 511system.ruby.ST.hit_latency_hist_seqr::gmean 1 512system.ruby.ST.hit_latency_hist_seqr | 0 0.00% 0.00% | 684 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 513system.ruby.ST.hit_latency_hist_seqr::total 684 514system.ruby.ST.miss_latency_hist_seqr::bucket_size 64 515system.ruby.ST.miss_latency_hist_seqr::max_bucket 639 516system.ruby.ST.miss_latency_hist_seqr::samples 217 517system.ruby.ST.miss_latency_hist_seqr::mean 51.115207 518system.ruby.ST.miss_latency_hist_seqr::gmean 45.620625 519system.ruby.ST.miss_latency_hist_seqr::stdev 37.056021 520system.ruby.ST.miss_latency_hist_seqr | 186 85.71% 85.71% | 27 12.44% 98.16% | 3 1.38% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 521system.ruby.ST.miss_latency_hist_seqr::total 217 522system.ruby.IFETCH.latency_hist_seqr::bucket_size 64 523system.ruby.IFETCH.latency_hist_seqr::max_bucket 639 524system.ruby.IFETCH.latency_hist_seqr::samples 5642 525system.ruby.IFETCH.latency_hist_seqr::mean 7.572847 526system.ruby.IFETCH.latency_hist_seqr::gmean 1.525495 527system.ruby.IFETCH.latency_hist_seqr::stdev 22.420339 528system.ruby.IFETCH.latency_hist_seqr | 5503 97.54% 97.54% | 110 1.95% 99.49% | 21 0.37% 99.86% | 4 0.07% 99.93% | 0 0.00% 99.93% | 4 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 529system.ruby.IFETCH.latency_hist_seqr::total 5642 530system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size 1 531system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket 9 532system.ruby.IFETCH.hit_latency_hist_seqr::samples 5056 533system.ruby.IFETCH.hit_latency_hist_seqr::mean 1 534system.ruby.IFETCH.hit_latency_hist_seqr::gmean 1 535system.ruby.IFETCH.hit_latency_hist_seqr | 0 0.00% 0.00% | 5056 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 536system.ruby.IFETCH.hit_latency_hist_seqr::total 5056 537system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size 64 538system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket 639 539system.ruby.IFETCH.miss_latency_hist_seqr::samples 586 540system.ruby.IFETCH.miss_latency_hist_seqr::mean 64.283276 541system.ruby.IFETCH.miss_latency_hist_seqr::gmean 58.328027 542system.ruby.IFETCH.miss_latency_hist_seqr::stdev 35.386051 543system.ruby.IFETCH.miss_latency_hist_seqr | 447 76.28% 76.28% | 110 18.77% 95.05% | 21 3.58% 98.63% | 4 0.68% 99.32% | 0 0.00% 99.32% | 4 0.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 544system.ruby.IFETCH.miss_latency_hist_seqr::total 586 545system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size 64 546system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket 639 547system.ruby.Directory.miss_mach_latency_hist_seqr::samples 1472 548system.ruby.Directory.miss_mach_latency_hist_seqr::mean 58.660326 549system.ruby.Directory.miss_mach_latency_hist_seqr::gmean 52.389786 550system.ruby.Directory.miss_mach_latency_hist_seqr::stdev 35.865583 551system.ruby.Directory.miss_mach_latency_hist_seqr | 1166 79.21% 79.21% | 253 17.19% 96.40% | 37 2.51% 98.91% | 4 0.27% 99.18% | 6 0.41% 99.59% | 5 0.34% 99.93% | 0 0.00% 99.93% | 1 0.07% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 552system.ruby.Directory.miss_mach_latency_hist_seqr::total 1472 553system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size 1 554system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket 9 555system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples 1 556system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev nan 557system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 558system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total 1 559system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size 1 560system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket 9 561system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples 1 562system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev nan 563system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 564system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total 1 565system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size 1 566system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket 9 567system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples 1 568system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev nan 569system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response | 1 100.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 570system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total 1 571system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size 8 572system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket 79 573system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples 1 574system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean 75 575system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean 75.000000 576system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev nan 577system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 0 0.00% 0.00% | 1 100.00% 100.00% 578system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total 1 579system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64 580system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639 581system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples 669 582system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean 56.182362 583system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean 49.875907 584system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev 35.208867 585system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr | 533 79.67% 79.67% | 116 17.34% 97.01% | 13 1.94% 98.95% | 0 0.00% 98.95% | 6 0.90% 99.85% | 1 0.15% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 586system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total 669 587system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64 588system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639 589system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples 217 590system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean 51.115207 591system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean 45.620625 592system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev 37.056021 593system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr | 186 85.71% 85.71% | 27 12.44% 98.16% | 3 1.38% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 0 0.00% 99.54% | 1 0.46% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 594system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total 217 595system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size 64 596system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket 639 597system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples 586 598system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean 64.283276 599system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean 58.328027 600system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev 35.386051 601system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr | 447 76.28% 76.28% | 110 18.77% 95.05% | 21 3.58% 98.63% | 4 0.68% 99.32% | 0 0.00% 99.32% | 4 0.68% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% | 0 0.00% 100.00% 602system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total 586 603system.ruby.Directory_Controller.GETX 1472 0.00% 0.00% 604system.ruby.Directory_Controller.PUTX 1468 0.00% 0.00% 605system.ruby.Directory_Controller.Memory_Data 1472 0.00% 0.00% 606system.ruby.Directory_Controller.Memory_Ack 1468 0.00% 0.00% 607system.ruby.Directory_Controller.I.GETX 1472 0.00% 0.00% 608system.ruby.Directory_Controller.M.PUTX 1468 0.00% 0.00% 609system.ruby.Directory_Controller.IM.Memory_Data 1472 0.00% 0.00% 610system.ruby.Directory_Controller.MI.Memory_Ack 1468 0.00% 0.00% 611system.ruby.L1Cache_Controller.Load 1135 0.00% 0.00% 612system.ruby.L1Cache_Controller.Ifetch 5642 0.00% 0.00% 613system.ruby.L1Cache_Controller.Store 901 0.00% 0.00% 614system.ruby.L1Cache_Controller.Data 1472 0.00% 0.00% 615system.ruby.L1Cache_Controller.Replacement 1468 0.00% 0.00% 616system.ruby.L1Cache_Controller.Writeback_Ack 1468 0.00% 0.00% 617system.ruby.L1Cache_Controller.I.Load 669 0.00% 0.00% 618system.ruby.L1Cache_Controller.I.Ifetch 586 0.00% 0.00% 619system.ruby.L1Cache_Controller.I.Store 217 0.00% 0.00% 620system.ruby.L1Cache_Controller.M.Load 466 0.00% 0.00% 621system.ruby.L1Cache_Controller.M.Ifetch 5056 0.00% 0.00% 622system.ruby.L1Cache_Controller.M.Store 684 0.00% 0.00% 623system.ruby.L1Cache_Controller.M.Replacement 1468 0.00% 0.00% 624system.ruby.L1Cache_Controller.MI.Writeback_Ack 1468 0.00% 0.00% 625system.ruby.L1Cache_Controller.IS.Data 1255 0.00% 0.00% 626system.ruby.L1Cache_Controller.IM.Data 217 0.00% 0.00% 627 628---------- End Simulation Statistics ---------- 629