stats.txt revision 8835
17860SN/A 27860SN/A---------- Begin Simulation Statistics ---------- 38464SN/Asim_seconds 0.000010 # Number of seconds simulated 48825Snilay@cs.wisc.edusim_ticks 10000500 # Number of ticks simulated 58825Snilay@cs.wisc.edufinal_tick 10000500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 67860SN/Asim_freq 1000000000000 # Frequency of simulated ticks 78835SAli.Saidi@ARM.comhost_inst_rate 72927 # Simulator instruction rate (inst/s) 88835SAli.Saidi@ARM.comhost_op_rate 90959 # Simulator op (including micro ops) rate (op/s) 98835SAli.Saidi@ARM.comhost_tick_rate 158457261 # Simulator tick rate (ticks/s) 108835SAli.Saidi@ARM.comhost_mem_usage 221260 # Number of bytes of host memory used 118835SAli.Saidi@ARM.comhost_seconds 0.06 # Real time elapsed on the host 128835SAli.Saidi@ARM.comsim_insts 4600 # Number of instructions simulated 138835SAli.Saidi@ARM.comsim_ops 5739 # Number of ops (including micro ops) simulated 148721SN/Asystem.physmem.bytes_read 25856 # Number of bytes read from this memory 158721SN/Asystem.physmem.bytes_inst_read 17856 # Number of instructions bytes read from this memory 168721SN/Asystem.physmem.bytes_written 0 # Number of bytes written to this memory 178721SN/Asystem.physmem.num_reads 404 # Number of read requests responded to by this memory 188721SN/Asystem.physmem.num_writes 0 # Number of write requests responded to by this memory 198721SN/Asystem.physmem.num_other 0 # Number of other requests responded to by this memory 208825Snilay@cs.wisc.edusystem.physmem.bw_read 2585470726 # Total read bandwidth from this memory (bytes/s) 218825Snilay@cs.wisc.edusystem.physmem.bw_inst_read 1785510724 # Instruction read bandwidth from this memory (bytes/s) 228825Snilay@cs.wisc.edusystem.physmem.bw_total 2585470726 # Total bandwidth to/from this memory (bytes/s) 238317SN/Asystem.cpu.dtb.inst_hits 0 # ITB inst hits 248317SN/Asystem.cpu.dtb.inst_misses 0 # ITB inst misses 258317SN/Asystem.cpu.dtb.read_hits 0 # DTB read hits 268317SN/Asystem.cpu.dtb.read_misses 0 # DTB read misses 278317SN/Asystem.cpu.dtb.write_hits 0 # DTB write hits 288317SN/Asystem.cpu.dtb.write_misses 0 # DTB write misses 297860SN/Asystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 307860SN/Asystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 317860SN/Asystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 328317SN/Asystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 338317SN/Asystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 348317SN/Asystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 358317SN/Asystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 368317SN/Asystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 378317SN/Asystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 388317SN/Asystem.cpu.dtb.read_accesses 0 # DTB read accesses 398317SN/Asystem.cpu.dtb.write_accesses 0 # DTB write accesses 408317SN/Asystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 417860SN/Asystem.cpu.dtb.hits 0 # DTB hits 427860SN/Asystem.cpu.dtb.misses 0 # DTB misses 438317SN/Asystem.cpu.dtb.accesses 0 # DTB accesses 448317SN/Asystem.cpu.itb.inst_hits 0 # ITB inst hits 458317SN/Asystem.cpu.itb.inst_misses 0 # ITB inst misses 468317SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 478317SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 488317SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 498317SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 508317SN/Asystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 518317SN/Asystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 528317SN/Asystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 538317SN/Asystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 548317SN/Asystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 558317SN/Asystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 568317SN/Asystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 578317SN/Asystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 588317SN/Asystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 598317SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 608317SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 618317SN/Asystem.cpu.itb.inst_accesses 0 # ITB inst accesses 628317SN/Asystem.cpu.itb.hits 0 # DTB hits 638317SN/Asystem.cpu.itb.misses 0 # DTB misses 648317SN/Asystem.cpu.itb.accesses 0 # DTB accesses 658317SN/Asystem.cpu.workload.num_syscalls 13 # Number of system calls 668825Snilay@cs.wisc.edusystem.cpu.numCycles 20002 # number of cpu cycles simulated 678317SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 688317SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 698632SN/Asystem.cpu.BPredUnit.lookups 2398 # Number of BP lookups 708632SN/Asystem.cpu.BPredUnit.condPredicted 1771 # Number of conditional branches predicted 718632SN/Asystem.cpu.BPredUnit.condIncorrect 436 # Number of conditional branches incorrect 728632SN/Asystem.cpu.BPredUnit.BTBLookups 1789 # Number of BTB lookups 738632SN/Asystem.cpu.BPredUnit.BTBHits 703 # Number of BTB hits 748317SN/Asystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 758632SN/Asystem.cpu.BPredUnit.usedRAS 246 # Number of times the RAS was used to get a target. 768632SN/Asystem.cpu.BPredUnit.RASInCorrect 51 # Number of incorrect RAS predictions. 778825Snilay@cs.wisc.edusystem.cpu.fetch.icacheStallCycles 6118 # Number of cycles fetch is stalled on an Icache miss 788825Snilay@cs.wisc.edusystem.cpu.fetch.Insts 12133 # Number of instructions fetch has processed 798632SN/Asystem.cpu.fetch.Branches 2398 # Number of branches that fetch encountered 808632SN/Asystem.cpu.fetch.predictedBranches 949 # Number of branches that fetch has predicted taken 818632SN/Asystem.cpu.fetch.Cycles 2694 # Number of cycles fetch has run and was not squashing or blocked 828632SN/Asystem.cpu.fetch.SquashCycles 1578 # Number of cycles fetch has spent squashing 838632SN/Asystem.cpu.fetch.BlockedCycles 1626 # Number of cycles fetch has spent blocked 848464SN/Asystem.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 858632SN/Asystem.cpu.fetch.PendingTrapStallCycles 19 # Number of stall cycles due to pending traps 868825Snilay@cs.wisc.edusystem.cpu.fetch.CacheLines 1919 # Number of cache lines fetched 878632SN/Asystem.cpu.fetch.IcacheSquashes 303 # Number of outstanding Icache misses that were squashed 888825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::samples 11508 # Number of instructions fetched each cycle (Total) 898825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::mean 1.338286 # Number of instructions fetched each cycle (Total) 908825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::stdev 2.716814 # Number of instructions fetched each cycle (Total) 917860SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 928825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::0 8814 76.59% 76.59% # Number of instructions fetched each cycle (Total) 938632SN/Asystem.cpu.fetch.rateDist::1 262 2.28% 78.87% # Number of instructions fetched each cycle (Total) 948632SN/Asystem.cpu.fetch.rateDist::2 169 1.47% 80.34% # Number of instructions fetched each cycle (Total) 958825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::3 225 1.96% 82.29% # Number of instructions fetched each cycle (Total) 968825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::4 227 1.97% 84.26% # Number of instructions fetched each cycle (Total) 978825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::5 313 2.72% 86.98% # Number of instructions fetched each cycle (Total) 988632SN/Asystem.cpu.fetch.rateDist::6 109 0.95% 87.93% # Number of instructions fetched each cycle (Total) 998632SN/Asystem.cpu.fetch.rateDist::7 113 0.98% 88.91% # Number of instructions fetched each cycle (Total) 1008632SN/Asystem.cpu.fetch.rateDist::8 1276 11.09% 100.00% # Number of instructions fetched each cycle (Total) 1017860SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1027860SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1037860SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1048825Snilay@cs.wisc.edusystem.cpu.fetch.rateDist::total 11508 # Number of instructions fetched each cycle (Total) 1058825Snilay@cs.wisc.edusystem.cpu.fetch.branchRate 0.119888 # Number of branch fetches per cycle 1068825Snilay@cs.wisc.edusystem.cpu.fetch.rate 0.606589 # Number of inst fetches per cycle 1078825Snilay@cs.wisc.edusystem.cpu.decode.IdleCycles 6263 # Number of cycles decode is idle 1088632SN/Asystem.cpu.decode.BlockedCycles 1809 # Number of cycles decode is blocked 1098632SN/Asystem.cpu.decode.RunCycles 2491 # Number of cycles decode is running 1108632SN/Asystem.cpu.decode.UnblockCycles 58 # Number of cycles decode is unblocking 1118632SN/Asystem.cpu.decode.SquashCycles 887 # Number of cycles decode is squashing 1128632SN/Asystem.cpu.decode.BranchResolved 401 # Number of times decode resolved a branch 1138632SN/Asystem.cpu.decode.BranchMispred 168 # Number of times decode detected a branch misprediction 1148632SN/Asystem.cpu.decode.DecodedInsts 13387 # Number of instructions handled by decode 1158632SN/Asystem.cpu.decode.SquashedInsts 587 # Number of squashed instructions handled by decode 1168632SN/Asystem.cpu.rename.SquashCycles 887 # Number of cycles rename is squashing 1178825Snilay@cs.wisc.edusystem.cpu.rename.IdleCycles 6539 # Number of cycles rename is idle 1188632SN/Asystem.cpu.rename.BlockCycles 230 # Number of cycles rename is blocking 1198632SN/Asystem.cpu.rename.serializeStallCycles 1411 # count of cycles rename stalled for serializing inst 1208632SN/Asystem.cpu.rename.RunCycles 2270 # Number of cycles rename is running 1218632SN/Asystem.cpu.rename.UnblockCycles 171 # Number of cycles rename is unblocking 1228632SN/Asystem.cpu.rename.RenamedInsts 12504 # Number of instructions processed by rename 1238632SN/Asystem.cpu.rename.LSQFullEvents 153 # Number of times rename has blocked due to LSQ full 1248632SN/Asystem.cpu.rename.RenamedOperands 12063 # Number of destination operands rename has renamed 1258632SN/Asystem.cpu.rename.RenameLookups 57218 # Number of register rename lookups that rename has made 1268632SN/Asystem.cpu.rename.int_rename_lookups 56026 # Number of integer rename lookups 1278632SN/Asystem.cpu.rename.fp_rename_lookups 1192 # Number of floating rename lookups 1288317SN/Asystem.cpu.rename.CommittedMaps 5684 # Number of HB maps that are committed 1298632SN/Asystem.cpu.rename.UndoneMaps 6379 # Number of HB maps that are undone due to squashing 1308632SN/Asystem.cpu.rename.serializingInsts 41 # count of serializing insts renamed 1318632SN/Asystem.cpu.rename.tempSerializingInsts 39 # count of temporary serializing insts renamed 1328632SN/Asystem.cpu.rename.skidInsts 478 # count of insts added to the skid buffer 1338632SN/Asystem.cpu.memDep0.insertedLoads 2574 # Number of loads inserted to the mem dependence unit. 1348632SN/Asystem.cpu.memDep0.insertedStores 1703 # Number of stores inserted to the mem dependence unit. 1358632SN/Asystem.cpu.memDep0.conflictingLoads 9 # Number of conflicting loads. 1368517SN/Asystem.cpu.memDep0.conflictingStores 8 # Number of conflicting stores. 1378632SN/Asystem.cpu.iq.iqInstsAdded 10784 # Number of instructions added to the IQ (excludes non-spec) 1388632SN/Asystem.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ 1398632SN/Asystem.cpu.iq.iqInstsIssued 8706 # Number of instructions issued 1408632SN/Asystem.cpu.iq.iqSquashedInstsIssued 95 # Number of squashed instructions issued 1418632SN/Asystem.cpu.iq.iqSquashedInstsExamined 4802 # Number of squashed instructions iterated over during squash; mainly for profiling 1428632SN/Asystem.cpu.iq.iqSquashedOperandsExamined 13397 # Number of squashed operands that are examined and possibly removed from graph 1438632SN/Asystem.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed 1448825Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::samples 11508 # Number of insts issued each cycle 1458825Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::mean 0.756517 # Number of insts issued each cycle 1468825Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::stdev 1.438154 # Number of insts issued each cycle 1478241SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1488825Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::0 8023 69.72% 69.72% # Number of insts issued each cycle 1498632SN/Asystem.cpu.iq.issued_per_cycle::1 1281 11.13% 80.85% # Number of insts issued each cycle 1508632SN/Asystem.cpu.iq.issued_per_cycle::2 772 6.71% 87.56% # Number of insts issued each cycle 1518632SN/Asystem.cpu.iq.issued_per_cycle::3 541 4.70% 92.26% # Number of insts issued each cycle 1528632SN/Asystem.cpu.iq.issued_per_cycle::4 447 3.88% 96.14% # Number of insts issued each cycle 1538632SN/Asystem.cpu.iq.issued_per_cycle::5 256 2.22% 98.37% # Number of insts issued each cycle 1548632SN/Asystem.cpu.iq.issued_per_cycle::6 137 1.19% 99.56% # Number of insts issued each cycle 1558632SN/Asystem.cpu.iq.issued_per_cycle::7 40 0.35% 99.90% # Number of insts issued each cycle 1568632SN/Asystem.cpu.iq.issued_per_cycle::8 11 0.10% 100.00% # Number of insts issued each cycle 1578241SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1588241SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1598241SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1608825Snilay@cs.wisc.edusystem.cpu.iq.issued_per_cycle::total 11508 # Number of insts issued each cycle 1618317SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1628632SN/Asystem.cpu.iq.fu_full::IntAlu 2 0.99% 0.99% # attempts to use FU when none available 1638632SN/Asystem.cpu.iq.fu_full::IntMult 0 0.00% 0.99% # attempts to use FU when none available 1648632SN/Asystem.cpu.iq.fu_full::IntDiv 0 0.00% 0.99% # attempts to use FU when none available 1658632SN/Asystem.cpu.iq.fu_full::FloatAdd 0 0.00% 0.99% # attempts to use FU when none available 1668632SN/Asystem.cpu.iq.fu_full::FloatCmp 0 0.00% 0.99% # attempts to use FU when none available 1678632SN/Asystem.cpu.iq.fu_full::FloatCvt 0 0.00% 0.99% # attempts to use FU when none available 1688632SN/Asystem.cpu.iq.fu_full::FloatMult 0 0.00% 0.99% # attempts to use FU when none available 1698632SN/Asystem.cpu.iq.fu_full::FloatDiv 0 0.00% 0.99% # attempts to use FU when none available 1708632SN/Asystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.99% # attempts to use FU when none available 1718632SN/Asystem.cpu.iq.fu_full::SimdAdd 0 0.00% 0.99% # attempts to use FU when none available 1728632SN/Asystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.99% # attempts to use FU when none available 1738632SN/Asystem.cpu.iq.fu_full::SimdAlu 0 0.00% 0.99% # attempts to use FU when none available 1748632SN/Asystem.cpu.iq.fu_full::SimdCmp 0 0.00% 0.99% # attempts to use FU when none available 1758632SN/Asystem.cpu.iq.fu_full::SimdCvt 0 0.00% 0.99% # attempts to use FU when none available 1768632SN/Asystem.cpu.iq.fu_full::SimdMisc 0 0.00% 0.99% # attempts to use FU when none available 1778632SN/Asystem.cpu.iq.fu_full::SimdMult 0 0.00% 0.99% # attempts to use FU when none available 1788632SN/Asystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.99% # attempts to use FU when none available 1798632SN/Asystem.cpu.iq.fu_full::SimdShift 0 0.00% 0.99% # attempts to use FU when none available 1808632SN/Asystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.99% # attempts to use FU when none available 1818632SN/Asystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.99% # attempts to use FU when none available 1828632SN/Asystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.99% # attempts to use FU when none available 1838632SN/Asystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.99% # attempts to use FU when none available 1848632SN/Asystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.99% # attempts to use FU when none available 1858632SN/Asystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.99% # attempts to use FU when none available 1868632SN/Asystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.99% # attempts to use FU when none available 1878632SN/Asystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.99% # attempts to use FU when none available 1888632SN/Asystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.99% # attempts to use FU when none available 1898632SN/Asystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.99% # attempts to use FU when none available 1908632SN/Asystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.99% # attempts to use FU when none available 1918632SN/Asystem.cpu.iq.fu_full::MemRead 137 67.49% 68.47% # attempts to use FU when none available 1928632SN/Asystem.cpu.iq.fu_full::MemWrite 64 31.53% 100.00% # attempts to use FU when none available 1938317SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1948317SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1958317SN/Asystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 1968632SN/Asystem.cpu.iq.FU_type_0::IntAlu 5272 60.56% 60.56% # Type of FU issued 1978632SN/Asystem.cpu.iq.FU_type_0::IntMult 6 0.07% 60.62% # Type of FU issued 1988632SN/Asystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.62% # Type of FU issued 1998632SN/Asystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.62% # Type of FU issued 2008632SN/Asystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.62% # Type of FU issued 2018632SN/Asystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.62% # Type of FU issued 2028632SN/Asystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.62% # Type of FU issued 2038632SN/Asystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.62% # Type of FU issued 2048632SN/Asystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.62% # Type of FU issued 2058632SN/Asystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.62% # Type of FU issued 2068632SN/Asystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.62% # Type of FU issued 2078632SN/Asystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.62% # Type of FU issued 2088632SN/Asystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.62% # Type of FU issued 2098632SN/Asystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.62% # Type of FU issued 2108632SN/Asystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.62% # Type of FU issued 2118632SN/Asystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.62% # Type of FU issued 2128632SN/Asystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.62% # Type of FU issued 2138632SN/Asystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.62% # Type of FU issued 2148632SN/Asystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.62% # Type of FU issued 2158632SN/Asystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.62% # Type of FU issued 2168632SN/Asystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.62% # Type of FU issued 2178632SN/Asystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.62% # Type of FU issued 2188632SN/Asystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.62% # Type of FU issued 2198632SN/Asystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.62% # Type of FU issued 2208632SN/Asystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.62% # Type of FU issued 2218632SN/Asystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.66% # Type of FU issued 2228632SN/Asystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.66% # Type of FU issued 2238632SN/Asystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.66% # Type of FU issued 2248632SN/Asystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.66% # Type of FU issued 2258632SN/Asystem.cpu.iq.FU_type_0::MemRead 2203 25.30% 85.96% # Type of FU issued 2268632SN/Asystem.cpu.iq.FU_type_0::MemWrite 1222 14.04% 100.00% # Type of FU issued 2278317SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2288317SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 2298632SN/Asystem.cpu.iq.FU_type_0::total 8706 # Type of FU issued 2308825Snilay@cs.wisc.edusystem.cpu.iq.rate 0.435256 # Inst issue rate 2318632SN/Asystem.cpu.iq.fu_busy_cnt 203 # FU busy when requested 2328632SN/Asystem.cpu.iq.fu_busy_rate 0.023317 # FU busy rate (busy events/executed inst) 2338825Snilay@cs.wisc.edusystem.cpu.iq.int_inst_queue_reads 29182 # Number of integer instruction queue reads 2348632SN/Asystem.cpu.iq.int_inst_queue_writes 15632 # Number of integer instruction queue writes 2358632SN/Asystem.cpu.iq.int_inst_queue_wakeup_accesses 7824 # Number of integer instruction queue wakeup accesses 2368632SN/Asystem.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads 2378632SN/Asystem.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes 2388317SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 2398632SN/Asystem.cpu.iq.int_alu_accesses 8889 # Number of integer alu accesses 2408632SN/Asystem.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses 2418632SN/Asystem.cpu.iew.lsq.thread0.forwLoads 51 # Number of loads that had data forwarded from stores 2428317SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2438632SN/Asystem.cpu.iew.lsq.thread0.squashedLoads 1373 # Number of loads squashed 2448317SN/Asystem.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 2458546SN/Asystem.cpu.iew.lsq.thread0.memOrderViolation 14 # Number of memory ordering violations 2468632SN/Asystem.cpu.iew.lsq.thread0.squashedStores 765 # Number of stores squashed 2478317SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2488317SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2498632SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 2508317SN/Asystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 2518317SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2528632SN/Asystem.cpu.iew.iewSquashCycles 887 # Number of cycles IEW is squashing 2538632SN/Asystem.cpu.iew.iewBlockCycles 121 # Number of cycles IEW is blocking 2548464SN/Asystem.cpu.iew.iewUnblockCycles 8 # Number of cycles IEW is unblocking 2558632SN/Asystem.cpu.iew.iewDispatchedInsts 10834 # Number of instructions dispatched to IQ 2568632SN/Asystem.cpu.iew.iewDispSquashedInsts 179 # Number of squashed instructions skipped by dispatch 2578632SN/Asystem.cpu.iew.iewDispLoadInsts 2574 # Number of dispatched load instructions 2588632SN/Asystem.cpu.iew.iewDispStoreInsts 1703 # Number of dispatched store instructions 2598632SN/Asystem.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions 2608464SN/Asystem.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 2618317SN/Asystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 2628546SN/Asystem.cpu.iew.memOrderViolationEvents 14 # Number of memory order violations 2638632SN/Asystem.cpu.iew.predictedTakenIncorrect 90 # Number of branches that were predicted taken incorrectly 2648632SN/Asystem.cpu.iew.predictedNotTakenIncorrect 295 # Number of branches that were predicted not taken incorrectly 2658632SN/Asystem.cpu.iew.branchMispredicts 385 # Number of branch mispredicts detected at execute 2668632SN/Asystem.cpu.iew.iewExecutedInsts 8282 # Number of executed instructions 2678632SN/Asystem.cpu.iew.iewExecLoadInsts 2009 # Number of load instructions executed 2688632SN/Asystem.cpu.iew.iewExecSquashedInsts 424 # Number of squashed instructions skipped in execute 2698317SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 2708632SN/Asystem.cpu.iew.exec_nop 1 # number of nop insts executed 2718632SN/Asystem.cpu.iew.exec_refs 3178 # number of memory reference insts executed 2728632SN/Asystem.cpu.iew.exec_branches 1354 # Number of branches executed 2738632SN/Asystem.cpu.iew.exec_stores 1169 # Number of stores executed 2748825Snilay@cs.wisc.edusystem.cpu.iew.exec_rate 0.414059 # Inst execution rate 2758632SN/Asystem.cpu.iew.wb_sent 7957 # cumulative count of insts sent to commit 2768632SN/Asystem.cpu.iew.wb_count 7840 # cumulative count of insts written-back 2778632SN/Asystem.cpu.iew.wb_producers 3690 # num instructions producing a value 2788632SN/Asystem.cpu.iew.wb_consumers 7291 # num instructions consuming a value 2798317SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 2808825Snilay@cs.wisc.edusystem.cpu.iew.wb_rate 0.391961 # insts written-back per cycle 2818632SN/Asystem.cpu.iew.wb_fanout 0.506103 # average fanout of values written-back 2828317SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 2838835SAli.Saidi@ARM.comsystem.cpu.commit.commitCommittedInsts 4600 # The number of committed instructions 2848835SAli.Saidi@ARM.comsystem.cpu.commit.commitCommittedOps 5739 # The number of committed instructions 2858632SN/Asystem.cpu.commit.commitSquashedInsts 5094 # The number of squashed insts skipped by commit 2868632SN/Asystem.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards 2878632SN/Asystem.cpu.commit.branchMispredicts 345 # The number of times a branch was mispredicted 2888825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::samples 10622 # Number of insts commited each cycle 2898825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::mean 0.540294 # Number of insts commited each cycle 2908825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::stdev 1.352838 # Number of insts commited each cycle 2918317SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 2928825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::0 8286 78.01% 78.01% # Number of insts commited each cycle 2938632SN/Asystem.cpu.commit.committed_per_cycle::1 1088 10.24% 88.25% # Number of insts commited each cycle 2948825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::2 420 3.95% 92.20% # Number of insts commited each cycle 2958632SN/Asystem.cpu.commit.committed_per_cycle::3 282 2.65% 94.86% # Number of insts commited each cycle 2968632SN/Asystem.cpu.commit.committed_per_cycle::4 183 1.72% 96.58% # Number of insts commited each cycle 2978632SN/Asystem.cpu.commit.committed_per_cycle::5 168 1.58% 98.16% # Number of insts commited each cycle 2988632SN/Asystem.cpu.commit.committed_per_cycle::6 65 0.61% 98.78% # Number of insts commited each cycle 2998632SN/Asystem.cpu.commit.committed_per_cycle::7 37 0.35% 99.12% # Number of insts commited each cycle 3008632SN/Asystem.cpu.commit.committed_per_cycle::8 93 0.88% 100.00% # Number of insts commited each cycle 3018317SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 3028317SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 3038317SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 3048825Snilay@cs.wisc.edusystem.cpu.commit.committed_per_cycle::total 10622 # Number of insts commited each cycle 3058835SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 4600 # Number of instructions committed 3068835SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 5739 # Number of ops (including micro ops) committed 3078317SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 3088317SN/Asystem.cpu.commit.refs 2139 # Number of memory references committed 3098317SN/Asystem.cpu.commit.loads 1201 # Number of loads committed 3108317SN/Asystem.cpu.commit.membars 12 # Number of memory barriers committed 3118317SN/Asystem.cpu.commit.branches 945 # Number of branches committed 3128317SN/Asystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 3138317SN/Asystem.cpu.commit.int_insts 4985 # Number of committed integer instructions. 3148317SN/Asystem.cpu.commit.function_calls 82 # Number of function calls committed. 3158632SN/Asystem.cpu.commit.bw_lim_events 93 # number cycles where commit BW limit reached 3168317SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 3178825Snilay@cs.wisc.edusystem.cpu.rob.rob_reads 21205 # The number of ROB reads 3188632SN/Asystem.cpu.rob.rob_writes 22566 # The number of ROB writes 3198464SN/Asystem.cpu.timesIdled 180 # Number of times that the entire CPU went into an idle state and unscheduled itself 3208632SN/Asystem.cpu.idleCycles 8494 # Total number of cycles that the CPU has spent unscheduled due to idling 3218835SAli.Saidi@ARM.comsystem.cpu.committedInsts 4600 # Number of Instructions Simulated 3228835SAli.Saidi@ARM.comsystem.cpu.committedOps 5739 # Number of Ops (including micro ops) Simulated 3238835SAli.Saidi@ARM.comsystem.cpu.committedInsts_total 4600 # Number of Instructions Simulated 3248835SAli.Saidi@ARM.comsystem.cpu.cpi 4.348261 # CPI: Cycles Per Instruction 3258835SAli.Saidi@ARM.comsystem.cpu.cpi_total 4.348261 # CPI: Total CPI of All Threads 3268835SAli.Saidi@ARM.comsystem.cpu.ipc 0.229977 # IPC: Instructions Per Cycle 3278835SAli.Saidi@ARM.comsystem.cpu.ipc_total 0.229977 # IPC: Total IPC of All Threads 3288632SN/Asystem.cpu.int_regfile_reads 37816 # number of integer regfile reads 3298632SN/Asystem.cpu.int_regfile_writes 7658 # number of integer regfile writes 3308632SN/Asystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 3318825Snilay@cs.wisc.edusystem.cpu.misc_regfile_reads 14992 # number of misc regfile reads 3328317SN/Asystem.cpu.misc_regfile_writes 24 # number of misc regfile writes 3338317SN/Asystem.cpu.icache.replacements 2 # number of replacements 3348825Snilay@cs.wisc.edusystem.cpu.icache.tagsinuse 148.855822 # Cycle average of tags in use 3358825Snilay@cs.wisc.edusystem.cpu.icache.total_refs 1559 # Total number of references to valid blocks. 3368632SN/Asystem.cpu.icache.sampled_refs 297 # Sample count of references to valid blocks. 3378825Snilay@cs.wisc.edusystem.cpu.icache.avg_refs 5.249158 # Average number of references to valid blocks. 3388317SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3398835SAli.Saidi@ARM.comsystem.cpu.icache.occ_blocks::cpu.inst 148.855822 # Average occupied blocks per requestor 3408835SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::cpu.inst 0.072684 # Average percentage of cache occupancy 3418835SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::total 0.072684 # Average percentage of cache occupancy 3428835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1559 # number of ReadReq hits 3438835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::total 1559 # number of ReadReq hits 3448835SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::cpu.inst 1559 # number of demand (read+write) hits 3458835SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::total 1559 # number of demand (read+write) hits 3468835SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::cpu.inst 1559 # number of overall hits 3478835SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::total 1559 # number of overall hits 3488835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::cpu.inst 360 # number of ReadReq misses 3498835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::total 360 # number of ReadReq misses 3508835SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::cpu.inst 360 # number of demand (read+write) misses 3518835SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::total 360 # number of demand (read+write) misses 3528835SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::cpu.inst 360 # number of overall misses 3538835SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::total 360 # number of overall misses 3548835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 12552000 # number of ReadReq miss cycles 3558835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::total 12552000 # number of ReadReq miss cycles 3568835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::cpu.inst 12552000 # number of demand (read+write) miss cycles 3578835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::total 12552000 # number of demand (read+write) miss cycles 3588835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::cpu.inst 12552000 # number of overall miss cycles 3598835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::total 12552000 # number of overall miss cycles 3608835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1919 # number of ReadReq accesses(hits+misses) 3618835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::total 1919 # number of ReadReq accesses(hits+misses) 3628835SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::cpu.inst 1919 # number of demand (read+write) accesses 3638835SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::total 1919 # number of demand (read+write) accesses 3648835SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::cpu.inst 1919 # number of overall (read+write) accesses 3658835SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::total 1919 # number of overall (read+write) accesses 3668835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.187598 # miss rate for ReadReq accesses 3678835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.187598 # miss rate for demand accesses 3688835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.187598 # miss rate for overall accesses 3698835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34866.666667 # average ReadReq miss latency 3708835SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 34866.666667 # average overall miss latency 3718835SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 34866.666667 # average overall miss latency 3728317SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3738317SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3748317SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 3758317SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 3768317SN/Asystem.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 3778317SN/Asystem.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 3788317SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 3798317SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 3808835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 63 # number of ReadReq MSHR hits 3818835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::total 63 # number of ReadReq MSHR hits 3828835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 63 # number of demand (read+write) MSHR hits 3838835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::total 63 # number of demand (read+write) MSHR hits 3848835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 63 # number of overall MSHR hits 3858835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::total 63 # number of overall MSHR hits 3868835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 297 # number of ReadReq MSHR misses 3878835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::total 297 # number of ReadReq MSHR misses 3888835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 297 # number of demand (read+write) MSHR misses 3898835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::total 297 # number of demand (read+write) MSHR misses 3908835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 297 # number of overall MSHR misses 3918835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::total 297 # number of overall MSHR misses 3928835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9945000 # number of ReadReq MSHR miss cycles 3938835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 9945000 # number of ReadReq MSHR miss cycles 3948835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 9945000 # number of demand (read+write) MSHR miss cycles 3958835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::total 9945000 # number of demand (read+write) MSHR miss cycles 3968835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 9945000 # number of overall MSHR miss cycles 3978835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::total 9945000 # number of overall MSHR miss cycles 3988835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.154768 # mshr miss rate for ReadReq accesses 3998835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.154768 # mshr miss rate for demand accesses 4008835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.154768 # mshr miss rate for overall accesses 4018835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33484.848485 # average ReadReq mshr miss latency 4028835SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33484.848485 # average overall mshr miss latency 4038835SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33484.848485 # average overall mshr miss latency 4048317SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 4058317SN/Asystem.cpu.dcache.replacements 0 # number of replacements 4068825Snilay@cs.wisc.edusystem.cpu.dcache.tagsinuse 89.085552 # Cycle average of tags in use 4078632SN/Asystem.cpu.dcache.total_refs 2331 # Total number of references to valid blocks. 4088632SN/Asystem.cpu.dcache.sampled_refs 154 # Sample count of references to valid blocks. 4098632SN/Asystem.cpu.dcache.avg_refs 15.136364 # Average number of references to valid blocks. 4108317SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4118835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_blocks::cpu.data 89.085552 # Average occupied blocks per requestor 4128835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::cpu.data 0.021749 # Average percentage of cache occupancy 4138835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::total 0.021749 # Average percentage of cache occupancy 4148835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1702 # number of ReadReq hits 4158835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::total 1702 # number of ReadReq hits 4168835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::cpu.data 609 # number of WriteReq hits 4178835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::total 609 # number of WriteReq hits 4188835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 9 # number of LoadLockedReq hits 4198835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_hits::total 9 # number of LoadLockedReq hits 4208835SAli.Saidi@ARM.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits 4218835SAli.Saidi@ARM.comsystem.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits 4228835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::cpu.data 2311 # number of demand (read+write) hits 4238835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::total 2311 # number of demand (read+write) hits 4248835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::cpu.data 2311 # number of overall hits 4258835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::total 2311 # number of overall hits 4268835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::cpu.data 169 # number of ReadReq misses 4278835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::total 169 # number of ReadReq misses 4288835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::cpu.data 304 # number of WriteReq misses 4298835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::total 304 # number of WriteReq misses 4308835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 4318835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 4328835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::cpu.data 473 # number of demand (read+write) misses 4338835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::total 473 # number of demand (read+write) misses 4348835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::cpu.data 473 # number of overall misses 4358835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::total 473 # number of overall misses 4368835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5350500 # number of ReadReq miss cycles 4378835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::total 5350500 # number of ReadReq miss cycles 4388835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 10725000 # number of WriteReq miss cycles 4398835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::total 10725000 # number of WriteReq miss cycles 4408835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76500 # number of LoadLockedReq miss cycles 4418835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 76500 # number of LoadLockedReq miss cycles 4428835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::cpu.data 16075500 # number of demand (read+write) miss cycles 4438835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::total 16075500 # number of demand (read+write) miss cycles 4448835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::cpu.data 16075500 # number of overall miss cycles 4458835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::total 16075500 # number of overall miss cycles 4468835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1871 # number of ReadReq accesses(hits+misses) 4478835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::total 1871 # number of ReadReq accesses(hits+misses) 4488835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) 4498835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) 4508835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 # number of LoadLockedReq accesses(hits+misses) 4518835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_accesses::total 11 # number of LoadLockedReq accesses(hits+misses) 4528835SAli.Saidi@ARM.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) 4538835SAli.Saidi@ARM.comsystem.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) 4548835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::cpu.data 2784 # number of demand (read+write) accesses 4558835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::total 2784 # number of demand (read+write) accesses 4568835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::cpu.data 2784 # number of overall (read+write) accesses 4578835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::total 2784 # number of overall (read+write) accesses 4588835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.090326 # miss rate for ReadReq accesses 4598835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.332968 # miss rate for WriteReq accesses 4608835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.181818 # miss rate for LoadLockedReq accesses 4618835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.169899 # miss rate for demand accesses 4628835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.169899 # miss rate for overall accesses 4638835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31659.763314 # average ReadReq miss latency 4648835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35279.605263 # average WriteReq miss latency 4658835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38250 # average LoadLockedReq miss latency 4668835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 33986.257928 # average overall miss latency 4678835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 33986.257928 # average overall miss latency 4688317SN/Asystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4698317SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4708317SN/Asystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 4718317SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 4728317SN/Asystem.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 4738317SN/Asystem.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 4748317SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 4758317SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 4768835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 57 # number of ReadReq MSHR hits 4778835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::total 57 # number of ReadReq MSHR hits 4788835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 262 # number of WriteReq MSHR hits 4798835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::total 262 # number of WriteReq MSHR hits 4808835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 4818835SAli.Saidi@ARM.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 4828835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 319 # number of demand (read+write) MSHR hits 4838835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::total 319 # number of demand (read+write) MSHR hits 4848835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 319 # number of overall MSHR hits 4858835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::total 319 # number of overall MSHR hits 4868835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 112 # number of ReadReq MSHR misses 4878835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::total 112 # number of ReadReq MSHR misses 4888835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses 4898835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses 4908835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 154 # number of demand (read+write) MSHR misses 4918835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::total 154 # number of demand (read+write) MSHR misses 4928835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 154 # number of overall MSHR misses 4938835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::total 154 # number of overall MSHR misses 4948835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3230000 # number of ReadReq MSHR miss cycles 4958835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3230000 # number of ReadReq MSHR miss cycles 4968835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1505000 # number of WriteReq MSHR miss cycles 4978835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 1505000 # number of WriteReq MSHR miss cycles 4988835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 4735000 # number of demand (read+write) MSHR miss cycles 4998835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::total 4735000 # number of demand (read+write) MSHR miss cycles 5008835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 4735000 # number of overall MSHR miss cycles 5018835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::total 4735000 # number of overall MSHR miss cycles 5028835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.059861 # mshr miss rate for ReadReq accesses 5038835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses 5048835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.055316 # mshr miss rate for demand accesses 5058835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.055316 # mshr miss rate for overall accesses 5068835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28839.285714 # average ReadReq mshr miss latency 5078835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35833.333333 # average WriteReq mshr miss latency 5088835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30746.753247 # average overall mshr miss latency 5098835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30746.753247 # average overall mshr miss latency 5108317SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 5118317SN/Asystem.cpu.l2cache.replacements 0 # number of replacements 5128825Snilay@cs.wisc.edusystem.cpu.l2cache.tagsinuse 188.110462 # Cycle average of tags in use 5138632SN/Asystem.cpu.l2cache.total_refs 42 # Total number of references to valid blocks. 5148464SN/Asystem.cpu.l2cache.sampled_refs 362 # Sample count of references to valid blocks. 5158632SN/Asystem.cpu.l2cache.avg_refs 0.116022 # Average number of references to valid blocks. 5168317SN/Asystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5178835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.inst 140.315748 # Average occupied blocks per requestor 5188835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.data 47.794714 # Average occupied blocks per requestor 5198835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004282 # Average percentage of cache occupancy 5208835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001459 # Average percentage of cache occupancy 5218835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::total 0.005741 # Average percentage of cache occupancy 5228835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 18 # number of ReadReq hits 5238835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 24 # number of ReadReq hits 5248835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 42 # number of ReadReq hits 5258835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 18 # number of demand (read+write) hits 5268835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.data 24 # number of demand (read+write) hits 5278835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 42 # number of demand (read+write) hits 5288835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 18 # number of overall hits 5298835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.data 24 # number of overall hits 5308835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 42 # number of overall hits 5318835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 279 # number of ReadReq misses 5328835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 88 # number of ReadReq misses 5338835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::total 367 # number of ReadReq misses 5348835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses 5358835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses 5368835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.inst 279 # number of demand (read+write) misses 5378835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.data 130 # number of demand (read+write) misses 5388835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::total 409 # number of demand (read+write) misses 5398835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.inst 279 # number of overall misses 5408835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.data 130 # number of overall misses 5418835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::total 409 # number of overall misses 5428835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 9586000 # number of ReadReq miss cycles 5438835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 3027500 # number of ReadReq miss cycles 5448835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::total 12613500 # number of ReadReq miss cycles 5458835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1452000 # number of ReadExReq miss cycles 5468835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 1452000 # number of ReadExReq miss cycles 5478835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 9586000 # number of demand (read+write) miss cycles 5488835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 4479500 # number of demand (read+write) miss cycles 5498835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::total 14065500 # number of demand (read+write) miss cycles 5508835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 9586000 # number of overall miss cycles 5518835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 4479500 # number of overall miss cycles 5528835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::total 14065500 # number of overall miss cycles 5538835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 297 # number of ReadReq accesses(hits+misses) 5548835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 112 # number of ReadReq accesses(hits+misses) 5558835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::total 409 # number of ReadReq accesses(hits+misses) 5568835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) 5578835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) 5588835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.inst 297 # number of demand (read+write) accesses 5598835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.data 154 # number of demand (read+write) accesses 5608835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::total 451 # number of demand (read+write) accesses 5618835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.inst 297 # number of overall (read+write) accesses 5628835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.data 154 # number of overall (read+write) accesses 5638835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::total 451 # number of overall (read+write) accesses 5648835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.939394 # miss rate for ReadReq accesses 5658835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.785714 # miss rate for ReadReq accesses 5668835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 5678835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.939394 # miss rate for demand accesses 5688835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.844156 # miss rate for demand accesses 5698835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.939394 # miss rate for overall accesses 5708835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.844156 # miss rate for overall accesses 5718835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34358.422939 # average ReadReq miss latency 5728835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34403.409091 # average ReadReq miss latency 5738835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34571.428571 # average ReadExReq miss latency 5748835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34358.422939 # average overall miss latency 5758835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 34457.692308 # average overall miss latency 5768835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34358.422939 # average overall miss latency 5778835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 34457.692308 # average overall miss latency 5788317SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5798317SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5808317SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 5818317SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 5827860SN/Asystem.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 5837860SN/Asystem.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 5848317SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 5857860SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 5868835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits 5878835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits 5888835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits 5898835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits 5908835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits 5918835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits 5928835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 279 # number of ReadReq MSHR misses 5938835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 83 # number of ReadReq MSHR misses 5948835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 362 # number of ReadReq MSHR misses 5958835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses 5968835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses 5978835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 279 # number of demand (read+write) MSHR misses 5988835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 125 # number of demand (read+write) MSHR misses 5998835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::total 404 # number of demand (read+write) MSHR misses 6008835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 279 # number of overall MSHR misses 6018835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 125 # number of overall MSHR misses 6028835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::total 404 # number of overall MSHR misses 6038835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 8692000 # number of ReadReq MSHR miss cycles 6048835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2612000 # number of ReadReq MSHR miss cycles 6058835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 11304000 # number of ReadReq MSHR miss cycles 6068835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1319000 # number of ReadExReq MSHR miss cycles 6078835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1319000 # number of ReadExReq MSHR miss cycles 6088835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8692000 # number of demand (read+write) MSHR miss cycles 6098835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3931000 # number of demand (read+write) MSHR miss cycles 6108835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 12623000 # number of demand (read+write) MSHR miss cycles 6118835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8692000 # number of overall MSHR miss cycles 6128835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3931000 # number of overall MSHR miss cycles 6138835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 12623000 # number of overall MSHR miss cycles 6148835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.939394 # mshr miss rate for ReadReq accesses 6158835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.741071 # mshr miss rate for ReadReq accesses 6168835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 6178835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.939394 # mshr miss rate for demand accesses 6188835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.811688 # mshr miss rate for demand accesses 6198835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.939394 # mshr miss rate for overall accesses 6208835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.811688 # mshr miss rate for overall accesses 6218835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31154.121864 # average ReadReq mshr miss latency 6228835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31469.879518 # average ReadReq mshr miss latency 6238835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31404.761905 # average ReadExReq mshr miss latency 6248835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31154.121864 # average overall mshr miss latency 6258835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31448 # average overall mshr miss latency 6268835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31154.121864 # average overall mshr miss latency 6278835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31448 # average overall mshr miss latency 6287860SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 6297860SN/A 6307860SN/A---------- End Simulation Statistics ---------- 631