stats.txt revision 8889
18889Sgeoffrey.blake@arm.com 28889Sgeoffrey.blake@arm.com---------- Begin Simulation Statistics ---------- 38889Sgeoffrey.blake@arm.comsim_seconds 0.000010 # Number of seconds simulated 48889Sgeoffrey.blake@arm.comsim_ticks 10389500 # Number of ticks simulated 58889Sgeoffrey.blake@arm.comfinal_tick 10389500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68889Sgeoffrey.blake@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 78889Sgeoffrey.blake@arm.comhost_inst_rate 3665 # Simulator instruction rate (inst/s) 88889Sgeoffrey.blake@arm.comhost_op_rate 4572 # Simulator op (including micro ops) rate (op/s) 98889Sgeoffrey.blake@arm.comhost_tick_rate 8277068 # Simulator tick rate (ticks/s) 108889Sgeoffrey.blake@arm.comhost_mem_usage 225396 # Number of bytes of host memory used 118889Sgeoffrey.blake@arm.comhost_seconds 1.26 # Real time elapsed on the host 128889Sgeoffrey.blake@arm.comsim_insts 4600 # Number of instructions simulated 138889Sgeoffrey.blake@arm.comsim_ops 5739 # Number of ops (including micro ops) simulated 148889Sgeoffrey.blake@arm.comsystem.physmem.bytes_read 25600 # Number of bytes read from this memory 158889Sgeoffrey.blake@arm.comsystem.physmem.bytes_inst_read 17664 # Number of instructions bytes read from this memory 168889Sgeoffrey.blake@arm.comsystem.physmem.bytes_written 0 # Number of bytes written to this memory 178889Sgeoffrey.blake@arm.comsystem.physmem.num_reads 400 # Number of read requests responded to by this memory 188889Sgeoffrey.blake@arm.comsystem.physmem.num_writes 0 # Number of write requests responded to by this memory 198889Sgeoffrey.blake@arm.comsystem.physmem.num_other 0 # Number of other requests responded to by this memory 208889Sgeoffrey.blake@arm.comsystem.physmem.bw_read 2464026180 # Total read bandwidth from this memory (bytes/s) 218889Sgeoffrey.blake@arm.comsystem.physmem.bw_inst_read 1700178064 # Instruction read bandwidth from this memory (bytes/s) 228889Sgeoffrey.blake@arm.comsystem.physmem.bw_total 2464026180 # Total bandwidth to/from this memory (bytes/s) 238889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_hits 0 # ITB inst hits 248889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_misses 0 # ITB inst misses 258889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_hits 0 # DTB read hits 268889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_misses 0 # DTB read misses 278889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_hits 0 # DTB write hits 288889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_misses 0 # DTB write misses 298889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb 0 # Number of times complete TLB was flushed 308889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 318889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 328889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 338889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 348889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 358889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 368889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 378889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 388889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_accesses 0 # DTB read accesses 398889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_accesses 0 # DTB write accesses 408889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses 418889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.hits 0 # DTB hits 428889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.misses 0 # DTB misses 438889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.accesses 0 # DTB accesses 448889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_hits 0 # ITB inst hits 458889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_misses 0 # ITB inst misses 468889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_hits 0 # DTB read hits 478889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_misses 0 # DTB read misses 488889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_hits 0 # DTB write hits 498889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_misses 0 # DTB write misses 508889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb 0 # Number of times complete TLB was flushed 518889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 528889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 538889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 548889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_entries 0 # Number of entries that have been flushed from TLB 558889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 568889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 578889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 588889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 598889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_accesses 0 # DTB read accesses 608889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_accesses 0 # DTB write accesses 618889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_accesses 0 # ITB inst accesses 628889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.hits 0 # DTB hits 638889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.misses 0 # DTB misses 648889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.accesses 0 # DTB accesses 658889Sgeoffrey.blake@arm.comsystem.cpu.workload.num_syscalls 13 # Number of system calls 668889Sgeoffrey.blake@arm.comsystem.cpu.checker.numCycles 5752 # number of cpu cycles simulated 678889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started 688889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed 698889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 708889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 718889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 728889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 738889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 748889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 758889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 768889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 778889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 788889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 798889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 808889Sgeoffrey.blake@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 818889Sgeoffrey.blake@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 828889Sgeoffrey.blake@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 838889Sgeoffrey.blake@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 848889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 858889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 868889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 878889Sgeoffrey.blake@arm.comsystem.cpu.dtb.hits 0 # DTB hits 888889Sgeoffrey.blake@arm.comsystem.cpu.dtb.misses 0 # DTB misses 898889Sgeoffrey.blake@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 908889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 918889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 928889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 938889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 948889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 958889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 968889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 978889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 988889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 998889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 1008889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 1018889Sgeoffrey.blake@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 1028889Sgeoffrey.blake@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 1038889Sgeoffrey.blake@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 1048889Sgeoffrey.blake@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 1058889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 1068889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 1078889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 1088889Sgeoffrey.blake@arm.comsystem.cpu.itb.hits 0 # DTB hits 1098889Sgeoffrey.blake@arm.comsystem.cpu.itb.misses 0 # DTB misses 1108889Sgeoffrey.blake@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 1118889Sgeoffrey.blake@arm.comsystem.cpu.numCycles 20780 # number of cpu cycles simulated 1128889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 1138889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 1148889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.lookups 2550 # Number of BP lookups 1158889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.condPredicted 1890 # Number of conditional branches predicted 1168889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.condIncorrect 477 # Number of conditional branches incorrect 1178889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.BTBLookups 1987 # Number of BTB lookups 1188889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.BTBHits 688 # Number of BTB hits 1198889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 1208889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.usedRAS 244 # Number of times the RAS was used to get a target. 1218889Sgeoffrey.blake@arm.comsystem.cpu.BPredUnit.RASInCorrect 55 # Number of incorrect RAS predictions. 1228889Sgeoffrey.blake@arm.comsystem.cpu.fetch.icacheStallCycles 6285 # Number of cycles fetch is stalled on an Icache miss 1238889Sgeoffrey.blake@arm.comsystem.cpu.fetch.Insts 13028 # Number of instructions fetch has processed 1248889Sgeoffrey.blake@arm.comsystem.cpu.fetch.Branches 2550 # Number of branches that fetch encountered 1258889Sgeoffrey.blake@arm.comsystem.cpu.fetch.predictedBranches 932 # Number of branches that fetch has predicted taken 1268889Sgeoffrey.blake@arm.comsystem.cpu.fetch.Cycles 2849 # Number of cycles fetch has run and was not squashing or blocked 1278889Sgeoffrey.blake@arm.comsystem.cpu.fetch.SquashCycles 1782 # Number of cycles fetch has spent squashing 1288889Sgeoffrey.blake@arm.comsystem.cpu.fetch.BlockedCycles 1735 # Number of cycles fetch has spent blocked 1298889Sgeoffrey.blake@arm.comsystem.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 1308889Sgeoffrey.blake@arm.comsystem.cpu.fetch.PendingTrapStallCycles 42 # Number of stall cycles due to pending traps 1318889Sgeoffrey.blake@arm.comsystem.cpu.fetch.CacheLines 2028 # Number of cache lines fetched 1328889Sgeoffrey.blake@arm.comsystem.cpu.fetch.IcacheSquashes 296 # Number of outstanding Icache misses that were squashed 1338889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::samples 12124 # Number of instructions fetched each cycle (Total) 1348889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::mean 1.372402 # Number of instructions fetched each cycle (Total) 1358889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::stdev 2.762919 # Number of instructions fetched each cycle (Total) 1368889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 1378889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::0 9275 76.50% 76.50% # Number of instructions fetched each cycle (Total) 1388889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::1 244 2.01% 78.51% # Number of instructions fetched each cycle (Total) 1398889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::2 198 1.63% 80.15% # Number of instructions fetched each cycle (Total) 1408889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::3 226 1.86% 82.01% # Number of instructions fetched each cycle (Total) 1418889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::4 226 1.86% 83.87% # Number of instructions fetched each cycle (Total) 1428889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::5 278 2.29% 86.17% # Number of instructions fetched each cycle (Total) 1438889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::6 125 1.03% 87.20% # Number of instructions fetched each cycle (Total) 1448889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::7 139 1.15% 88.35% # Number of instructions fetched each cycle (Total) 1458889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::8 1413 11.65% 100.00% # Number of instructions fetched each cycle (Total) 1468889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 1478889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1488889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1498889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::total 12124 # Number of instructions fetched each cycle (Total) 1508889Sgeoffrey.blake@arm.comsystem.cpu.fetch.branchRate 0.122714 # Number of branch fetches per cycle 1518889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rate 0.626949 # Number of inst fetches per cycle 1528889Sgeoffrey.blake@arm.comsystem.cpu.decode.IdleCycles 6488 # Number of cycles decode is idle 1538889Sgeoffrey.blake@arm.comsystem.cpu.decode.BlockedCycles 1902 # Number of cycles decode is blocked 1548889Sgeoffrey.blake@arm.comsystem.cpu.decode.RunCycles 2634 # Number of cycles decode is running 1558889Sgeoffrey.blake@arm.comsystem.cpu.decode.UnblockCycles 56 # Number of cycles decode is unblocking 1568889Sgeoffrey.blake@arm.comsystem.cpu.decode.SquashCycles 1044 # Number of cycles decode is squashing 1578889Sgeoffrey.blake@arm.comsystem.cpu.decode.BranchResolved 445 # Number of times decode resolved a branch 1588889Sgeoffrey.blake@arm.comsystem.cpu.decode.BranchMispred 175 # Number of times decode detected a branch misprediction 1598889Sgeoffrey.blake@arm.comsystem.cpu.decode.DecodedInsts 14514 # Number of instructions handled by decode 1608889Sgeoffrey.blake@arm.comsystem.cpu.decode.SquashedInsts 580 # Number of squashed instructions handled by decode 1618889Sgeoffrey.blake@arm.comsystem.cpu.rename.SquashCycles 1044 # Number of cycles rename is squashing 1628889Sgeoffrey.blake@arm.comsystem.cpu.rename.IdleCycles 6777 # Number of cycles rename is idle 1638889Sgeoffrey.blake@arm.comsystem.cpu.rename.BlockCycles 274 # Number of cycles rename is blocking 1648889Sgeoffrey.blake@arm.comsystem.cpu.rename.serializeStallCycles 1438 # count of cycles rename stalled for serializing inst 1658889Sgeoffrey.blake@arm.comsystem.cpu.rename.RunCycles 2397 # Number of cycles rename is running 1668889Sgeoffrey.blake@arm.comsystem.cpu.rename.UnblockCycles 194 # Number of cycles rename is unblocking 1678889Sgeoffrey.blake@arm.comsystem.cpu.rename.RenamedInsts 13625 # Number of instructions processed by rename 1688889Sgeoffrey.blake@arm.comsystem.cpu.rename.IQFullEvents 14 # Number of times rename has blocked due to IQ full 1698889Sgeoffrey.blake@arm.comsystem.cpu.rename.LSQFullEvents 154 # Number of times rename has blocked due to LSQ full 1708889Sgeoffrey.blake@arm.comsystem.cpu.rename.RenamedOperands 13271 # Number of destination operands rename has renamed 1718889Sgeoffrey.blake@arm.comsystem.cpu.rename.RenameLookups 62674 # Number of register rename lookups that rename has made 1728889Sgeoffrey.blake@arm.comsystem.cpu.rename.int_rename_lookups 61282 # Number of integer rename lookups 1738889Sgeoffrey.blake@arm.comsystem.cpu.rename.fp_rename_lookups 1392 # Number of floating rename lookups 1748889Sgeoffrey.blake@arm.comsystem.cpu.rename.CommittedMaps 5684 # Number of HB maps that are committed 1758889Sgeoffrey.blake@arm.comsystem.cpu.rename.UndoneMaps 7587 # Number of HB maps that are undone due to squashing 1768889Sgeoffrey.blake@arm.comsystem.cpu.rename.serializingInsts 48 # count of serializing insts renamed 1778889Sgeoffrey.blake@arm.comsystem.cpu.rename.tempSerializingInsts 46 # count of temporary serializing insts renamed 1788889Sgeoffrey.blake@arm.comsystem.cpu.rename.skidInsts 646 # count of insts added to the skid buffer 1798889Sgeoffrey.blake@arm.comsystem.cpu.memDep0.insertedLoads 2866 # Number of loads inserted to the mem dependence unit. 1808889Sgeoffrey.blake@arm.comsystem.cpu.memDep0.insertedStores 1785 # Number of stores inserted to the mem dependence unit. 1818889Sgeoffrey.blake@arm.comsystem.cpu.memDep0.conflictingLoads 16 # Number of conflicting loads. 1828889Sgeoffrey.blake@arm.comsystem.cpu.memDep0.conflictingStores 12 # Number of conflicting stores. 1838889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqInstsAdded 11782 # Number of instructions added to the IQ (excludes non-spec) 1848889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 56 # Number of non-speculative instructions added to the IQ 1858889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqInstsIssued 9138 # Number of instructions issued 1868889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqSquashedInstsIssued 109 # Number of squashed instructions issued 1878889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqSquashedInstsExamined 5710 # Number of squashed instructions iterated over during squash; mainly for profiling 1888889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 16685 # Number of squashed operands that are examined and possibly removed from graph 1898889Sgeoffrey.blake@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 19 # Number of squashed non-spec instructions that were removed 1908889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::samples 12124 # Number of insts issued each cycle 1918889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.753712 # Number of insts issued each cycle 1928889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.440468 # Number of insts issued each cycle 1938889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1948889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::0 8489 70.02% 70.02% # Number of insts issued each cycle 1958889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::1 1331 10.98% 81.00% # Number of insts issued each cycle 1968889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::2 789 6.51% 87.50% # Number of insts issued each cycle 1978889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::3 561 4.63% 92.13% # Number of insts issued each cycle 1988889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::4 477 3.93% 96.07% # Number of insts issued each cycle 1998889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::5 294 2.42% 98.49% # Number of insts issued each cycle 2008889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::6 126 1.04% 99.53% # Number of insts issued each cycle 2018889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::7 44 0.36% 99.89% # Number of insts issued each cycle 2028889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::8 13 0.11% 100.00% # Number of insts issued each cycle 2038889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 2048889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 2058889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 2068889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::total 12124 # Number of insts issued each cycle 2078889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 2088889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IntAlu 2 0.93% 0.93% # attempts to use FU when none available 2098889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 0.93% # attempts to use FU when none available 2108889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 0.93% # attempts to use FU when none available 2118889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 0.93% # attempts to use FU when none available 2128889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 0.93% # attempts to use FU when none available 2138889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 0.93% # attempts to use FU when none available 2148889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 0.93% # attempts to use FU when none available 2158889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 0.93% # attempts to use FU when none available 2168889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.93% # attempts to use FU when none available 2178889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 0.93% # attempts to use FU when none available 2188889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.93% # attempts to use FU when none available 2198889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 0.93% # attempts to use FU when none available 2208889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 0.93% # attempts to use FU when none available 2218889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 0.93% # attempts to use FU when none available 2228889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 0.93% # attempts to use FU when none available 2238889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 0.93% # attempts to use FU when none available 2248889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.93% # attempts to use FU when none available 2258889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 0.93% # attempts to use FU when none available 2268889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.93% # attempts to use FU when none available 2278889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.93% # attempts to use FU when none available 2288889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.93% # attempts to use FU when none available 2298889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.93% # attempts to use FU when none available 2308889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.93% # attempts to use FU when none available 2318889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.93% # attempts to use FU when none available 2328889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.93% # attempts to use FU when none available 2338889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.93% # attempts to use FU when none available 2348889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.93% # attempts to use FU when none available 2358889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.93% # attempts to use FU when none available 2368889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.93% # attempts to use FU when none available 2378889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::MemRead 150 69.77% 70.70% # attempts to use FU when none available 2388889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::MemWrite 63 29.30% 100.00% # attempts to use FU when none available 2398889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 2408889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 2418889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 2428889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IntAlu 5491 60.09% 60.09% # Type of FU issued 2438889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IntMult 7 0.08% 60.17% # Type of FU issued 2448889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.17% # Type of FU issued 2458889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.17% # Type of FU issued 2468889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.17% # Type of FU issued 2478889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.17% # Type of FU issued 2488889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.17% # Type of FU issued 2498889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.17% # Type of FU issued 2508889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.17% # Type of FU issued 2518889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.17% # Type of FU issued 2528889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.17% # Type of FU issued 2538889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.17% # Type of FU issued 2548889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.17% # Type of FU issued 2558889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.17% # Type of FU issued 2568889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.17% # Type of FU issued 2578889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.17% # Type of FU issued 2588889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.17% # Type of FU issued 2598889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.17% # Type of FU issued 2608889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.17% # Type of FU issued 2618889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.17% # Type of FU issued 2628889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.17% # Type of FU issued 2638889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.17% # Type of FU issued 2648889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.17% # Type of FU issued 2658889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.17% # Type of FU issued 2668889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.17% # Type of FU issued 2678889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.20% # Type of FU issued 2688889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.20% # Type of FU issued 2698889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.20% # Type of FU issued 2708889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.20% # Type of FU issued 2718889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::MemRead 2383 26.08% 86.28% # Type of FU issued 2728889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1254 13.72% 100.00% # Type of FU issued 2738889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2748889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 2758889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::total 9138 # Type of FU issued 2768889Sgeoffrey.blake@arm.comsystem.cpu.iq.rate 0.439750 # Inst issue rate 2778889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_busy_cnt 215 # FU busy when requested 2788889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_busy_rate 0.023528 # FU busy rate (busy events/executed inst) 2798889Sgeoffrey.blake@arm.comsystem.cpu.iq.int_inst_queue_reads 30688 # Number of integer instruction queue reads 2808889Sgeoffrey.blake@arm.comsystem.cpu.iq.int_inst_queue_writes 17549 # Number of integer instruction queue writes 2818889Sgeoffrey.blake@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 8140 # Number of integer instruction queue wakeup accesses 2828889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads 2838889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes 2848889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 2858889Sgeoffrey.blake@arm.comsystem.cpu.iq.int_alu_accesses 9333 # Number of integer alu accesses 2868889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses 2878889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores 2888889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2898889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1665 # Number of loads squashed 2908889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 2918889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations 2928889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 847 # Number of stores squashed 2938889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2948889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2958889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 2968889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 2978889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2988889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewSquashCycles 1044 # Number of cycles IEW is squashing 2998889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewBlockCycles 169 # Number of cycles IEW is blocking 3008889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewUnblockCycles 21 # Number of cycles IEW is unblocking 3018889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewDispatchedInsts 11839 # Number of instructions dispatched to IQ 3028889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewDispSquashedInsts 179 # Number of squashed instructions skipped by dispatch 3038889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewDispLoadInsts 2866 # Number of dispatched load instructions 3048889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewDispStoreInsts 1785 # Number of dispatched store instructions 3058889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewDispNonSpecInsts 44 # Number of dispatched non-speculative instructions 3068889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewIQFullEvents 13 # Number of times the IQ has become full, causing a stall 3078889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 3088889Sgeoffrey.blake@arm.comsystem.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations 3098889Sgeoffrey.blake@arm.comsystem.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly 3108889Sgeoffrey.blake@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 326 # Number of branches that were predicted not taken incorrectly 3118889Sgeoffrey.blake@arm.comsystem.cpu.iew.branchMispredicts 426 # Number of branch mispredicts detected at execute 3128889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewExecutedInsts 8635 # Number of executed instructions 3138889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewExecLoadInsts 2130 # Number of load instructions executed 3148889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewExecSquashedInsts 503 # Number of squashed instructions skipped in execute 3158889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 3168889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_nop 1 # number of nop insts executed 3178889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_refs 3325 # number of memory reference insts executed 3188889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_branches 1404 # Number of branches executed 3198889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_stores 1195 # Number of stores executed 3208889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_rate 0.415544 # Inst execution rate 3218889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_sent 8328 # cumulative count of insts sent to commit 3228889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_count 8156 # cumulative count of insts written-back 3238889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_producers 3863 # num instructions producing a value 3248889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_consumers 7813 # num instructions consuming a value 3258889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 3268889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_rate 0.392493 # insts written-back per cycle 3278889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_fanout 0.494432 # average fanout of values written-back 3288889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 3298889Sgeoffrey.blake@arm.comsystem.cpu.commit.commitCommittedInsts 4600 # The number of committed instructions 3308889Sgeoffrey.blake@arm.comsystem.cpu.commit.commitCommittedOps 5739 # The number of committed instructions 3318889Sgeoffrey.blake@arm.comsystem.cpu.commit.commitSquashedInsts 6099 # The number of squashed insts skipped by commit 3328889Sgeoffrey.blake@arm.comsystem.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards 3338889Sgeoffrey.blake@arm.comsystem.cpu.commit.branchMispredicts 380 # The number of times a branch was mispredicted 3348889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::samples 11081 # Number of insts commited each cycle 3358889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.517914 # Number of insts commited each cycle 3368889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.332416 # Number of insts commited each cycle 3378889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 3388889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::0 8736 78.84% 78.84% # Number of insts commited each cycle 3398889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::1 1106 9.98% 88.82% # Number of insts commited each cycle 3408889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::2 431 3.89% 92.71% # Number of insts commited each cycle 3418889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::3 257 2.32% 95.03% # Number of insts commited each cycle 3428889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::4 182 1.64% 96.67% # Number of insts commited each cycle 3438889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::5 177 1.60% 98.27% # Number of insts commited each cycle 3448889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::6 55 0.50% 98.76% # Number of insts commited each cycle 3458889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::7 39 0.35% 99.12% # Number of insts commited each cycle 3468889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::8 98 0.88% 100.00% # Number of insts commited each cycle 3478889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 3488889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 3498889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 3508889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::total 11081 # Number of insts commited each cycle 3518889Sgeoffrey.blake@arm.comsystem.cpu.commit.committedInsts 4600 # Number of instructions committed 3528889Sgeoffrey.blake@arm.comsystem.cpu.commit.committedOps 5739 # Number of ops (including micro ops) committed 3538889Sgeoffrey.blake@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 3548889Sgeoffrey.blake@arm.comsystem.cpu.commit.refs 2139 # Number of memory references committed 3558889Sgeoffrey.blake@arm.comsystem.cpu.commit.loads 1201 # Number of loads committed 3568889Sgeoffrey.blake@arm.comsystem.cpu.commit.membars 12 # Number of memory barriers committed 3578889Sgeoffrey.blake@arm.comsystem.cpu.commit.branches 945 # Number of branches committed 3588889Sgeoffrey.blake@arm.comsystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 3598889Sgeoffrey.blake@arm.comsystem.cpu.commit.int_insts 4985 # Number of committed integer instructions. 3608889Sgeoffrey.blake@arm.comsystem.cpu.commit.function_calls 82 # Number of function calls committed. 3618889Sgeoffrey.blake@arm.comsystem.cpu.commit.bw_lim_events 98 # number cycles where commit BW limit reached 3628889Sgeoffrey.blake@arm.comsystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 3638889Sgeoffrey.blake@arm.comsystem.cpu.rob.rob_reads 22664 # The number of ROB reads 3648889Sgeoffrey.blake@arm.comsystem.cpu.rob.rob_writes 24737 # The number of ROB writes 3658889Sgeoffrey.blake@arm.comsystem.cpu.timesIdled 179 # Number of times that the entire CPU went into an idle state and unscheduled itself 3668889Sgeoffrey.blake@arm.comsystem.cpu.idleCycles 8656 # Total number of cycles that the CPU has spent unscheduled due to idling 3678889Sgeoffrey.blake@arm.comsystem.cpu.committedInsts 4600 # Number of Instructions Simulated 3688889Sgeoffrey.blake@arm.comsystem.cpu.committedOps 5739 # Number of Ops (including micro ops) Simulated 3698889Sgeoffrey.blake@arm.comsystem.cpu.committedInsts_total 4600 # Number of Instructions Simulated 3708889Sgeoffrey.blake@arm.comsystem.cpu.cpi 4.517391 # CPI: Cycles Per Instruction 3718889Sgeoffrey.blake@arm.comsystem.cpu.cpi_total 4.517391 # CPI: Total CPI of All Threads 3728889Sgeoffrey.blake@arm.comsystem.cpu.ipc 0.221367 # IPC: Instructions Per Cycle 3738889Sgeoffrey.blake@arm.comsystem.cpu.ipc_total 0.221367 # IPC: Total IPC of All Threads 3748889Sgeoffrey.blake@arm.comsystem.cpu.int_regfile_reads 39570 # number of integer regfile reads 3758889Sgeoffrey.blake@arm.comsystem.cpu.int_regfile_writes 8020 # number of integer regfile writes 3768889Sgeoffrey.blake@arm.comsystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 3778889Sgeoffrey.blake@arm.comsystem.cpu.misc_regfile_reads 16023 # number of misc regfile reads 3788889Sgeoffrey.blake@arm.comsystem.cpu.misc_regfile_writes 24 # number of misc regfile writes 3798889Sgeoffrey.blake@arm.comsystem.cpu.icache.replacements 2 # number of replacements 3808889Sgeoffrey.blake@arm.comsystem.cpu.icache.tagsinuse 152.513802 # Cycle average of tags in use 3818889Sgeoffrey.blake@arm.comsystem.cpu.icache.total_refs 1663 # Total number of references to valid blocks. 3828889Sgeoffrey.blake@arm.comsystem.cpu.icache.sampled_refs 296 # Sample count of references to valid blocks. 3838889Sgeoffrey.blake@arm.comsystem.cpu.icache.avg_refs 5.618243 # Average number of references to valid blocks. 3848889Sgeoffrey.blake@arm.comsystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3858889Sgeoffrey.blake@arm.comsystem.cpu.icache.occ_blocks::cpu.inst 152.513802 # Average occupied blocks per requestor 3868889Sgeoffrey.blake@arm.comsystem.cpu.icache.occ_percent::cpu.inst 0.074470 # Average percentage of cache occupancy 3878889Sgeoffrey.blake@arm.comsystem.cpu.icache.occ_percent::total 0.074470 # Average percentage of cache occupancy 3888889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1663 # number of ReadReq hits 3898889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_hits::total 1663 # number of ReadReq hits 3908889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1663 # number of demand (read+write) hits 3918889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_hits::total 1663 # number of demand (read+write) hits 3928889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1663 # number of overall hits 3938889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_hits::total 1663 # number of overall hits 3948889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses 3958889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses 3968889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses 3978889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses 3988889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses 3998889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_misses::total 365 # number of overall misses 4008889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 12618000 # number of ReadReq miss cycles 4018889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 12618000 # number of ReadReq miss cycles 4028889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 12618000 # number of demand (read+write) miss cycles 4038889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_miss_latency::total 12618000 # number of demand (read+write) miss cycles 4048889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 12618000 # number of overall miss cycles 4058889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_miss_latency::total 12618000 # number of overall miss cycles 4068889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2028 # number of ReadReq accesses(hits+misses) 4078889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_accesses::total 2028 # number of ReadReq accesses(hits+misses) 4088889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2028 # number of demand (read+write) accesses 4098889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_accesses::total 2028 # number of demand (read+write) accesses 4108889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2028 # number of overall (read+write) accesses 4118889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_accesses::total 2028 # number of overall (read+write) accesses 4128889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.179980 # miss rate for ReadReq accesses 4138889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.179980 # miss rate for demand accesses 4148889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.179980 # miss rate for overall accesses 4158889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34569.863014 # average ReadReq miss latency 4168889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 34569.863014 # average overall miss latency 4178889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 34569.863014 # average overall miss latency 4188889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4198889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4208889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 4218889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 4228889Sgeoffrey.blake@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 4238889Sgeoffrey.blake@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 4248889Sgeoffrey.blake@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 4258889Sgeoffrey.blake@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 4268889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 69 # number of ReadReq MSHR hits 4278889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 69 # number of ReadReq MSHR hits 4288889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 69 # number of demand (read+write) MSHR hits 4298889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_hits::total 69 # number of demand (read+write) MSHR hits 4308889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 69 # number of overall MSHR hits 4318889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_hits::total 69 # number of overall MSHR hits 4328889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 296 # number of ReadReq MSHR misses 4338889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 296 # number of ReadReq MSHR misses 4348889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 296 # number of demand (read+write) MSHR misses 4358889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_misses::total 296 # number of demand (read+write) MSHR misses 4368889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 296 # number of overall MSHR misses 4378889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_misses::total 296 # number of overall MSHR misses 4388889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 9837000 # number of ReadReq MSHR miss cycles 4398889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 9837000 # number of ReadReq MSHR miss cycles 4408889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 9837000 # number of demand (read+write) MSHR miss cycles 4418889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 9837000 # number of demand (read+write) MSHR miss cycles 4428889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 9837000 # number of overall MSHR miss cycles 4438889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 9837000 # number of overall MSHR miss cycles 4448889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.145957 # mshr miss rate for ReadReq accesses 4458889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.145957 # mshr miss rate for demand accesses 4468889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.145957 # mshr miss rate for overall accesses 4478889Sgeoffrey.blake@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33233.108108 # average ReadReq mshr miss latency 4488889Sgeoffrey.blake@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33233.108108 # average overall mshr miss latency 4498889Sgeoffrey.blake@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33233.108108 # average overall mshr miss latency 4508889Sgeoffrey.blake@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 4518889Sgeoffrey.blake@arm.comsystem.cpu.dcache.replacements 0 # number of replacements 4528889Sgeoffrey.blake@arm.comsystem.cpu.dcache.tagsinuse 87.512831 # Cycle average of tags in use 4538889Sgeoffrey.blake@arm.comsystem.cpu.dcache.total_refs 2409 # Total number of references to valid blocks. 4548889Sgeoffrey.blake@arm.comsystem.cpu.dcache.sampled_refs 149 # Sample count of references to valid blocks. 4558889Sgeoffrey.blake@arm.comsystem.cpu.dcache.avg_refs 16.167785 # Average number of references to valid blocks. 4568889Sgeoffrey.blake@arm.comsystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4578889Sgeoffrey.blake@arm.comsystem.cpu.dcache.occ_blocks::cpu.data 87.512831 # Average occupied blocks per requestor 4588889Sgeoffrey.blake@arm.comsystem.cpu.dcache.occ_percent::cpu.data 0.021365 # Average percentage of cache occupancy 4598889Sgeoffrey.blake@arm.comsystem.cpu.dcache.occ_percent::total 0.021365 # Average percentage of cache occupancy 4608889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1780 # number of ReadReq hits 4618889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_hits::total 1780 # number of ReadReq hits 4628889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 609 # number of WriteReq hits 4638889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_hits::total 609 # number of WriteReq hits 4648889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 9 # number of LoadLockedReq hits 4658889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 9 # number of LoadLockedReq hits 4668889Sgeoffrey.blake@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits 4678889Sgeoffrey.blake@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits 4688889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2389 # number of demand (read+write) hits 4698889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_hits::total 2389 # number of demand (read+write) hits 4708889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2389 # number of overall hits 4718889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_hits::total 2389 # number of overall hits 4728889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 170 # number of ReadReq misses 4738889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_misses::total 170 # number of ReadReq misses 4748889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 304 # number of WriteReq misses 4758889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_misses::total 304 # number of WriteReq misses 4768889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 4778889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 4788889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_misses::cpu.data 474 # number of demand (read+write) misses 4798889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_misses::total 474 # number of demand (read+write) misses 4808889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_misses::cpu.data 474 # number of overall misses 4818889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_misses::total 474 # number of overall misses 4828889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5506000 # number of ReadReq miss cycles 4838889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 5506000 # number of ReadReq miss cycles 4848889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 10844000 # number of WriteReq miss cycles 4858889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 10844000 # number of WriteReq miss cycles 4868889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76500 # number of LoadLockedReq miss cycles 4878889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 76500 # number of LoadLockedReq miss cycles 4888889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 16350000 # number of demand (read+write) miss cycles 4898889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_miss_latency::total 16350000 # number of demand (read+write) miss cycles 4908889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 16350000 # number of overall miss cycles 4918889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_miss_latency::total 16350000 # number of overall miss cycles 4928889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1950 # number of ReadReq accesses(hits+misses) 4938889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1950 # number of ReadReq accesses(hits+misses) 4948889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) 4958889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) 4968889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 # number of LoadLockedReq accesses(hits+misses) 4978889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 11 # number of LoadLockedReq accesses(hits+misses) 4988889Sgeoffrey.blake@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) 4998889Sgeoffrey.blake@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) 5008889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2863 # number of demand (read+write) accesses 5018889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_accesses::total 2863 # number of demand (read+write) accesses 5028889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2863 # number of overall (read+write) accesses 5038889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_accesses::total 2863 # number of overall (read+write) accesses 5048889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.087179 # miss rate for ReadReq accesses 5058889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.332968 # miss rate for WriteReq accesses 5068889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.181818 # miss rate for LoadLockedReq accesses 5078889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.165561 # miss rate for demand accesses 5088889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.165561 # miss rate for overall accesses 5098889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32388.235294 # average ReadReq miss latency 5108889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35671.052632 # average WriteReq miss latency 5118889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38250 # average LoadLockedReq miss latency 5128889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 34493.670886 # average overall miss latency 5138889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 34493.670886 # average overall miss latency 5148889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5158889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5168889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 5178889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 5188889Sgeoffrey.blake@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 5198889Sgeoffrey.blake@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 5208889Sgeoffrey.blake@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 5218889Sgeoffrey.blake@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 5228889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 63 # number of ReadReq MSHR hits 5238889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 63 # number of ReadReq MSHR hits 5248889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 262 # number of WriteReq MSHR hits 5258889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 262 # number of WriteReq MSHR hits 5268889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 5278889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 5288889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 325 # number of demand (read+write) MSHR hits 5298889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_hits::total 325 # number of demand (read+write) MSHR hits 5308889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 325 # number of overall MSHR hits 5318889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_hits::total 325 # number of overall MSHR hits 5328889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 107 # number of ReadReq MSHR misses 5338889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 107 # number of ReadReq MSHR misses 5348889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses 5358889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses 5368889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 149 # number of demand (read+write) MSHR misses 5378889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_misses::total 149 # number of demand (read+write) MSHR misses 5388889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 149 # number of overall MSHR misses 5398889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_misses::total 149 # number of overall MSHR misses 5408889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3156500 # number of ReadReq MSHR miss cycles 5418889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3156500 # number of ReadReq MSHR miss cycles 5428889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1501500 # number of WriteReq MSHR miss cycles 5438889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 1501500 # number of WriteReq MSHR miss cycles 5448889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 4658000 # number of demand (read+write) MSHR miss cycles 5458889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 4658000 # number of demand (read+write) MSHR miss cycles 5468889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 4658000 # number of overall MSHR miss cycles 5478889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 4658000 # number of overall MSHR miss cycles 5488889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054872 # mshr miss rate for ReadReq accesses 5498889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses 5508889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.052043 # mshr miss rate for demand accesses 5518889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.052043 # mshr miss rate for overall accesses 5528889Sgeoffrey.blake@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29500 # average ReadReq mshr miss latency 5538889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35750 # average WriteReq mshr miss latency 5548889Sgeoffrey.blake@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31261.744966 # average overall mshr miss latency 5558889Sgeoffrey.blake@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31261.744966 # average overall mshr miss latency 5568889Sgeoffrey.blake@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 5578889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.replacements 0 # number of replacements 5588889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.tagsinuse 189.446862 # Cycle average of tags in use 5598889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.total_refs 41 # Total number of references to valid blocks. 5608889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.sampled_refs 358 # Sample count of references to valid blocks. 5618889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.avg_refs 0.114525 # Average number of references to valid blocks. 5628889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5638889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.occ_blocks::cpu.inst 142.892597 # Average occupied blocks per requestor 5648889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.occ_blocks::cpu.data 46.554265 # Average occupied blocks per requestor 5658889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004361 # Average percentage of cache occupancy 5668889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001421 # Average percentage of cache occupancy 5678889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.occ_percent::total 0.005781 # Average percentage of cache occupancy 5688889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits 5698889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 21 # number of ReadReq hits 5708889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_hits::total 41 # number of ReadReq hits 5718889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits 5728889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 21 # number of demand (read+write) hits 5738889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_hits::total 41 # number of demand (read+write) hits 5748889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits 5758889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 21 # number of overall hits 5768889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_hits::total 41 # number of overall hits 5778889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 276 # number of ReadReq misses 5788889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses 5798889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_misses::total 362 # number of ReadReq misses 5808889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses 5818889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses 5828889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 276 # number of demand (read+write) misses 5838889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 128 # number of demand (read+write) misses 5848889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_misses::total 404 # number of demand (read+write) misses 5858889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 276 # number of overall misses 5868889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 128 # number of overall misses 5878889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_misses::total 404 # number of overall misses 5888889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 9478000 # number of ReadReq miss cycles 5898889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 2963500 # number of ReadReq miss cycles 5908889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 12441500 # number of ReadReq miss cycles 5918889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1446500 # number of ReadExReq miss cycles 5928889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 1446500 # number of ReadExReq miss cycles 5938889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 9478000 # number of demand (read+write) miss cycles 5948889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 4410000 # number of demand (read+write) miss cycles 5958889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_miss_latency::total 13888000 # number of demand (read+write) miss cycles 5968889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 9478000 # number of overall miss cycles 5978889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 4410000 # number of overall miss cycles 5988889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_miss_latency::total 13888000 # number of overall miss cycles 5998889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 296 # number of ReadReq accesses(hits+misses) 6008889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 107 # number of ReadReq accesses(hits+misses) 6018889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 403 # number of ReadReq accesses(hits+misses) 6028889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) 6038889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) 6048889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 296 # number of demand (read+write) accesses 6058889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 149 # number of demand (read+write) accesses 6068889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_accesses::total 445 # number of demand (read+write) accesses 6078889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 296 # number of overall (read+write) accesses 6088889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 149 # number of overall (read+write) accesses 6098889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_accesses::total 445 # number of overall (read+write) accesses 6108889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.932432 # miss rate for ReadReq accesses 6118889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.803738 # miss rate for ReadReq accesses 6128889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 6138889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.932432 # miss rate for demand accesses 6148889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.859060 # miss rate for demand accesses 6158889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.932432 # miss rate for overall accesses 6168889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.859060 # miss rate for overall accesses 6178889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34340.579710 # average ReadReq miss latency 6188889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34459.302326 # average ReadReq miss latency 6198889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34440.476190 # average ReadExReq miss latency 6208889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34340.579710 # average overall miss latency 6218889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 34453.125000 # average overall miss latency 6228889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34340.579710 # average overall miss latency 6238889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 34453.125000 # average overall miss latency 6248889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 6258889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 6268889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 6278889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 6288889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 6298889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 6308889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 6318889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 6328889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits 6338889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits 6348889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 4 # number of demand (read+write) MSHR hits 6358889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits 6368889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 4 # number of overall MSHR hits 6378889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 4 # number of overall MSHR hits 6388889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 276 # number of ReadReq MSHR misses 6398889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 82 # number of ReadReq MSHR misses 6408889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 358 # number of ReadReq MSHR misses 6418889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses 6428889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses 6438889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 276 # number of demand (read+write) MSHR misses 6448889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 124 # number of demand (read+write) MSHR misses 6458889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 400 # number of demand (read+write) MSHR misses 6468889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 276 # number of overall MSHR misses 6478889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 124 # number of overall MSHR misses 6488889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 400 # number of overall MSHR misses 6498889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 8590500 # number of ReadReq MSHR miss cycles 6508889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2580000 # number of ReadReq MSHR miss cycles 6518889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 11170500 # number of ReadReq MSHR miss cycles 6528889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1315000 # number of ReadExReq MSHR miss cycles 6538889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1315000 # number of ReadExReq MSHR miss cycles 6548889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8590500 # number of demand (read+write) MSHR miss cycles 6558889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3895000 # number of demand (read+write) MSHR miss cycles 6568889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 12485500 # number of demand (read+write) MSHR miss cycles 6578889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8590500 # number of overall MSHR miss cycles 6588889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3895000 # number of overall MSHR miss cycles 6598889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 12485500 # number of overall MSHR miss cycles 6608889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.932432 # mshr miss rate for ReadReq accesses 6618889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.766355 # mshr miss rate for ReadReq accesses 6628889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 6638889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.932432 # mshr miss rate for demand accesses 6648889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.832215 # mshr miss rate for demand accesses 6658889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.932432 # mshr miss rate for overall accesses 6668889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.832215 # mshr miss rate for overall accesses 6678889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31125 # average ReadReq mshr miss latency 6688889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31463.414634 # average ReadReq mshr miss latency 6698889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31309.523810 # average ReadExReq mshr miss latency 6708889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31125 # average overall mshr miss latency 6718889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31411.290323 # average overall mshr miss latency 6728889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31125 # average overall mshr miss latency 6738889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31411.290323 # average overall mshr miss latency 6748889Sgeoffrey.blake@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 6758889Sgeoffrey.blake@arm.com 6768889Sgeoffrey.blake@arm.com---------- End Simulation Statistics ---------- 677