stats.txt revision 10726
18889Sgeoffrey.blake@arm.com 28889Sgeoffrey.blake@arm.com---------- Begin Simulation Statistics ---------- 310726Sandreas.hansson@arm.comsim_seconds 0.000017 # Number of seconds simulated 410726Sandreas.hansson@arm.comsim_ticks 17307500 # Number of ticks simulated 510726Sandreas.hansson@arm.comfinal_tick 17307500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68889Sgeoffrey.blake@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 710726Sandreas.hansson@arm.comhost_inst_rate 56147 # Simulator instruction rate (inst/s) 810726Sandreas.hansson@arm.comhost_op_rate 65749 # Simulator op (including micro ops) rate (op/s) 910726Sandreas.hansson@arm.comhost_tick_rate 211593476 # Simulator tick rate (ticks/s) 1010726Sandreas.hansson@arm.comhost_mem_usage 308560 # Number of bytes of host memory used 1110628Sandreas.hansson@arm.comhost_seconds 0.08 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 4591 # Number of instructions simulated 1310352Sandreas.hansson@arm.comsim_ops 5377 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1610726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 17664 # Number of bytes read from this memory 1710726Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 7744 # Number of bytes read from this memory 1810352Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 25408 # Number of bytes read from this memory 1910726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 17664 # Number of instructions bytes read from this memory 2010726Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 17664 # Number of instructions bytes read from this memory 2110726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 276 # Number of read requests responded to by this memory 2210726Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 121 # Number of read requests responded to by this memory 2310352Sandreas.hansson@arm.comsystem.physmem.num_reads::total 397 # Number of read requests responded to by this memory 2410726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 1020598007 # Total read bandwidth from this memory (bytes/s) 2510726Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 447436083 # Total read bandwidth from this memory (bytes/s) 2610726Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1468034089 # Total read bandwidth from this memory (bytes/s) 2710726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 1020598007 # Instruction read bandwidth from this memory (bytes/s) 2810726Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 1020598007 # Instruction read bandwidth from this memory (bytes/s) 2910726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 1020598007 # Total bandwidth to/from this memory (bytes/s) 3010726Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 447436083 # Total bandwidth to/from this memory (bytes/s) 3110726Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1468034089 # Total bandwidth to/from this memory (bytes/s) 3210352Sandreas.hansson@arm.comsystem.physmem.readReqs 397 # Number of read requests accepted 339978Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 3410352Sandreas.hansson@arm.comsystem.physmem.readBursts 397 # Number of DRAM read bursts, including those serviced by the write queue 359978Sandreas.hansson@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 3610352Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 25408 # Total number of bytes read from DRAM 379978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 389978Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 3910352Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 25408 # Total read bytes from the system interface side 409978Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 419978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 429978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 439978Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4410352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 90 # Per bank write bursts 459978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 46 # Per bank write bursts 469978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 20 # Per bank write bursts 4710352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 43 # Per bank write bursts 4810352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 18 # Per bank write bursts 4910352Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 32 # Per bank write bursts 509978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 35 # Per bank write bursts 519978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 10 # Per bank write bursts 529978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 4 # Per bank write bursts 5310242Ssteve.reinhardt@amd.comsystem.physmem.perBankRdBursts::9 8 # Per bank write bursts 549978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 28 # Per bank write bursts 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 42 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 9 # Per bank write bursts 579978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 6 # Per bank write bursts 589978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 0 # Per bank write bursts 599978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 6 # Per bank write bursts 609978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 629978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 639978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 649978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 659978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 669978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 679978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 689978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 699978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 719978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 739978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 759978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 779978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 7810726Sandreas.hansson@arm.comsystem.physmem.totGap 17240500 # Total gap between requests 799978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 809978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 819978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 829978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 839978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 849978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 8510352Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 397 # Read request sizes (log2) 869978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 9310409Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 209 # What read queue length does an incoming req see 9410409Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 120 # What read queue length does an incoming req see 9510352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 51 # What read queue length does an incoming req see 9610352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see 9710352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see 9810352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 9910352Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 15710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 15810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 15910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 16310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 16410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 16510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 16610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 16710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 16810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 16910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 17310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 17410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 17510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 17610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 17710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 17810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 17910148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18010148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18110148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18210148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 18310148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 18410148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 18510148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 18610148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 18710148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 18810148Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 18910352Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 63 # Bytes accessed per row activation 19010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 388.063492 # Bytes accessed per row activation 19110726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 254.022879 # Bytes accessed per row activation 19210726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 340.382701 # Bytes accessed per row activation 19310726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 13 20.63% 20.63% # Bytes accessed per row activation 19410726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 16 25.40% 46.03% # Bytes accessed per row activation 19510726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 9 14.29% 60.32% # Bytes accessed per row activation 19610726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 7 11.11% 71.43% # Bytes accessed per row activation 19710352Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 3 4.76% 76.19% # Bytes accessed per row activation 19810352Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 2 3.17% 79.37% # Bytes accessed per row activation 19910726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 2 3.17% 82.54% # Bytes accessed per row activation 20010726Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 1 1.59% 84.13% # Bytes accessed per row activation 20110352Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 10 15.87% 100.00% # Bytes accessed per row activation 20210352Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 63 # Bytes accessed per row activation 20310726Sandreas.hansson@arm.comsystem.physmem.totQLat 3336500 # Total ticks spent queuing 20410726Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 10780250 # Total ticks spent from burst creation until serviced by the DRAM 20510352Sandreas.hansson@arm.comsystem.physmem.totBusLat 1985000 # Total ticks spent in databus transfers 20610726Sandreas.hansson@arm.comsystem.physmem.avgQLat 8404.28 # Average queueing delay per DRAM burst 2079978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 20810726Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 27154.28 # Average memory access latency per DRAM burst 20910726Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1468.03 # Average DRAM read bandwidth in MiByte/s 2109978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21110726Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1468.03 # Average system read bandwidth in MiByte/s 2129978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 2139978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21410726Sandreas.hansson@arm.comsystem.physmem.busUtil 11.47 # Data bus utilization in percentage 21510726Sandreas.hansson@arm.comsystem.physmem.busUtilRead 11.47 # Data bus utilization in percentage for reads 2169978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 21710726Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 1.85 # Average read queue length when enqueuing 2189978Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 21910726Sandreas.hansson@arm.comsystem.physmem.readRowHits 330 # Number of row buffer hits during reads 2209312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 22110726Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 83.12 # Row buffer hit rate for reads 2229312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 22310726Sandreas.hansson@arm.comsystem.physmem.avgGap 43426.95 # Average gap between requests 22410726Sandreas.hansson@arm.comsystem.physmem.pageHitRate 83.12 # Row buffer hit rate, read and write combined 22510726Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 309960 # Energy for activate commands per rank (pJ) 22610726Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 169125 # Energy for precharge commands per rank (pJ) 22710726Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 2074800 # Energy for read commands per rank (pJ) 22810628Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 22910628Sandreas.hansson@arm.comsystem.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 23010726Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 10792665 # Energy for active background per rank (pJ) 23110726Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 32250 # Energy for precharge background per rank (pJ) 23210726Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 14395920 # Total energy per rank (pJ) 23310726Sandreas.hansson@arm.comsystem.physmem_0.averagePower 909.263856 # Core power per rank (mW) 23410726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 11500 # Time in different power states 23510628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::REF 520000 # Time in different power states 23610628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 23710726Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 15314750 # Time in different power states 23810628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 23910628Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 151200 # Energy for activate commands per rank (pJ) 24010628Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 82500 # Energy for precharge commands per rank (pJ) 24110726Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 748800 # Energy for read commands per rank (pJ) 24210628Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24310628Sandreas.hansson@arm.comsystem.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) 24410726Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 10358325 # Energy for active background per rank (pJ) 24510726Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 414750 # Energy for precharge background per rank (pJ) 24610726Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 12772695 # Total energy per rank (pJ) 24710726Sandreas.hansson@arm.comsystem.physmem_1.averagePower 806.611620 # Core power per rank (mW) 24810726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 897000 # Time in different power states 24910628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::REF 520000 # Time in different power states 25010628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 25110726Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 14679500 # Time in different power states 25210628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 25310726Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2634 # Number of BP lookups 25410726Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1633 # Number of conditional branches predicted 25510352Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 480 # Number of conditional branches incorrect 25610726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 2098 # Number of BTB lookups 25710726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 781 # Number of BTB hits 2589481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 25910726Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 37.225929 # BTB Hit Percentage 26010726Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 353 # Number of times the RAS was used to get a target. 26110352Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 68 # Number of incorrect RAS predictions. 26210628Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 26310628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 26410628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 26510628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 26610628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 26710628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 26810628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 26910628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 27010628Sandreas.hansson@arm.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 27110038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 27210038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 27310038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 27410038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 27510038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 27610038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 27710038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 27810038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 27910038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 28010038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 28110038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 28210038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 28310038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 28410038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 28510038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 28610038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 28710038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 28810038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 28910038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 29010038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 29110038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 29210628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walks 0 # Table walker walks requested 29310628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 29410628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 29510628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 29610628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 29710628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 29810628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 29910628Sandreas.hansson@arm.comsystem.cpu.checker.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3008889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_hits 0 # ITB inst hits 3018889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_misses 0 # ITB inst misses 3028889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_hits 0 # DTB read hits 3038889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_misses 0 # DTB read misses 3048889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_hits 0 # DTB write hits 3058889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_misses 0 # DTB write misses 3068889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3078889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3088889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3098889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3108889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3118889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3128889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3138889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3148889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3158889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_accesses 0 # DTB read accesses 3168889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_accesses 0 # DTB write accesses 3178889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses 3188889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.hits 0 # DTB hits 3198889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.misses 0 # DTB misses 3208889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.accesses 0 # DTB accesses 32110628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 32210628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 32310628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 32410628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 32510628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 32610628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 32710628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 32810628Sandreas.hansson@arm.comsystem.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 32910038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 33010038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 33110038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 33210038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 33310038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 33410038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 33510038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 33610038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 33710038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 33810038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 33910038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 34010038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 34110038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 34210038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 34310038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 34410038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 34510038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 34610038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 34710038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.hits 0 # DTB hits 34810038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.misses 0 # DTB misses 34910038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 35010628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walks 0 # Table walker walks requested 35110628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35210628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35310628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 35410628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 35510628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 35610628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 35710628Sandreas.hansson@arm.comsystem.cpu.checker.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 3588889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_hits 0 # ITB inst hits 3598889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_misses 0 # ITB inst misses 3608889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_hits 0 # DTB read hits 3618889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_misses 0 # DTB read misses 3628889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_hits 0 # DTB write hits 3638889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_misses 0 # DTB write misses 3648889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb 0 # Number of times complete TLB was flushed 3658889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3668889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3678889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3688889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_entries 0 # Number of entries that have been flushed from TLB 3698889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 3708889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 3718889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 3728889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3738889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_accesses 0 # DTB read accesses 3748889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_accesses 0 # DTB write accesses 3758889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_accesses 0 # ITB inst accesses 3768889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.hits 0 # DTB hits 3778889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.misses 0 # DTB misses 3788889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.accesses 0 # DTB accesses 3798889Sgeoffrey.blake@arm.comsystem.cpu.workload.num_syscalls 13 # Number of system calls 38010352Sandreas.hansson@arm.comsystem.cpu.checker.numCycles 5390 # number of cpu cycles simulated 3818889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started 3828889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed 38310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 38410628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38510628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38610628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38710628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 38910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 39110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 39210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 39310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 39410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 39510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 39610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 39710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 39810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 39910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 40110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 40210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 40310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 40410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 40510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 40610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 40710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 40810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 40910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 41110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 41210628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 41310628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 41410628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 41510628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 41610628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 41710628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 41810628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 41910628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 4208889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 4218889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 4228889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 4238889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 4248889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 4258889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 4268889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 4278889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 4288889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 4298889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 4308889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 4318889Sgeoffrey.blake@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 4328889Sgeoffrey.blake@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 4338889Sgeoffrey.blake@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 4348889Sgeoffrey.blake@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 4358889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 4368889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 4378889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 4388889Sgeoffrey.blake@arm.comsystem.cpu.dtb.hits 0 # DTB hits 4398889Sgeoffrey.blake@arm.comsystem.cpu.dtb.misses 0 # DTB misses 4408889Sgeoffrey.blake@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 44110628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 44210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 44310628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 44410628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 44510628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 44610628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 44710628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 44810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 44910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 45010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 45110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 45210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 45310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 45410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 45510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 45610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 45710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 45810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 45910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 46010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 46110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 46210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 46310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 46410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 46510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 46610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 46710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 46810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 46910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 47010628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 47110628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 47210628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 47310628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 47410628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 47510628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 47610628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 47710628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 4788889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 4798889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 4808889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 4818889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 4828889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 4838889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 4848889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 4858889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 4868889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 4878889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 4888889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 4898889Sgeoffrey.blake@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 4908889Sgeoffrey.blake@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 4918889Sgeoffrey.blake@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 4928889Sgeoffrey.blake@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 4938889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 4948889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 4958889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 4968889Sgeoffrey.blake@arm.comsystem.cpu.itb.hits 0 # DTB hits 4978889Sgeoffrey.blake@arm.comsystem.cpu.itb.misses 0 # DTB misses 4988889Sgeoffrey.blake@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 49910726Sandreas.hansson@arm.comsystem.cpu.numCycles 34616 # number of cpu cycles simulated 5008889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 5018889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 50210726Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 7775 # Number of cycles fetch is stalled on an Icache miss 50310726Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 12462 # Number of instructions fetch has processed 50410726Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2634 # Number of branches that fetch encountered 50510726Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 1134 # Number of branches that fetch has predicted taken 50610726Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 4935 # Number of cycles fetch has run and was not squashing or blocked 50710726Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1009 # Number of cycles fetch has spent squashing 50810352Sandreas.hansson@arm.comsystem.cpu.fetch.MiscStallCycles 3 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 50910726Sandreas.hansson@arm.comsystem.cpu.fetch.PendingTrapStallCycles 273 # Number of stall cycles due to pending traps 51010352Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 30 # Number of stall cycles due to full MSHR 51110726Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 2063 # Number of cache lines fetched 51210726Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 315 # Number of outstanding Icache misses that were squashed 51310726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 13520 # Number of instructions fetched each cycle (Total) 51410726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.090163 # Number of instructions fetched each cycle (Total) 51510726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.470015 # Number of instructions fetched each cycle (Total) 5168889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 51710726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 10832 80.12% 80.12% # Number of instructions fetched each cycle (Total) 51810726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 265 1.96% 82.08% # Number of instructions fetched each cycle (Total) 51910726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 242 1.79% 83.87% # Number of instructions fetched each cycle (Total) 52010726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 236 1.75% 85.61% # Number of instructions fetched each cycle (Total) 52110726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 238 1.76% 87.37% # Number of instructions fetched each cycle (Total) 52210726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 290 2.14% 89.52% # Number of instructions fetched each cycle (Total) 52310726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 142 1.05% 90.57% # Number of instructions fetched each cycle (Total) 52410726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 172 1.27% 91.84% # Number of instructions fetched each cycle (Total) 52510726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 1103 8.16% 100.00% # Number of instructions fetched each cycle (Total) 5268889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 5278889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 5288889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 52910726Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 13520 # Number of instructions fetched each cycle (Total) 53010726Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.076092 # Number of branch fetches per cycle 53110726Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.360007 # Number of inst fetches per cycle 53210726Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 6427 # Number of cycles decode is idle 53310726Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 4469 # Number of cycles decode is blocked 53410726Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 2141 # Number of cycles decode is running 53510726Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 135 # Number of cycles decode is unblocking 53610726Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 348 # Number of cycles decode is squashing 53710352Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 390 # Number of times decode resolved a branch 53810352Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 163 # Number of times decode detected a branch misprediction 53910726Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 12076 # Number of instructions handled by decode 54010352Sandreas.hansson@arm.comsystem.cpu.decode.SquashedInsts 476 # Number of squashed instructions handled by decode 54110726Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 348 # Number of cycles rename is squashing 54210726Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 6634 # Number of cycles rename is idle 54310726Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 859 # Number of cycles rename is blocking 54410726Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 2379 # count of cycles rename stalled for serializing inst 54510726Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2057 # Number of cycles rename is running 54610726Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 1243 # Number of cycles rename is unblocking 54710726Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 11433 # Number of instructions processed by rename 54810726Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 177 # Number of times rename has blocked due to IQ full 54910726Sandreas.hansson@arm.comsystem.cpu.rename.LQFullEvents 132 # Number of times rename has blocked due to LQ full 55010726Sandreas.hansson@arm.comsystem.cpu.rename.SQFullEvents 1054 # Number of times rename has blocked due to SQ full 55110726Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 11789 # Number of destination operands rename has renamed 55210726Sandreas.hansson@arm.comsystem.cpu.rename.RenameLookups 52593 # Number of register rename lookups that rename has made 55310726Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 12687 # Number of integer rename lookups 55410352Sandreas.hansson@arm.comsystem.cpu.rename.fp_rename_lookups 88 # Number of floating rename lookups 55510352Sandreas.hansson@arm.comsystem.cpu.rename.CommittedMaps 5494 # Number of HB maps that are committed 55610726Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 6295 # Number of HB maps that are undone due to squashing 55710352Sandreas.hansson@arm.comsystem.cpu.rename.serializingInsts 43 # count of serializing insts renamed 55810352Sandreas.hansson@arm.comsystem.cpu.rename.tempSerializingInsts 37 # count of temporary serializing insts renamed 55910726Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 434 # count of insts added to the skid buffer 56010726Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2310 # Number of loads inserted to the mem dependence unit. 56110726Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1632 # Number of stores inserted to the mem dependence unit. 56210352Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingLoads 32 # Number of conflicting loads. 56310352Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 28 # Number of conflicting stores. 56410726Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 10336 # Number of instructions added to the IQ (excludes non-spec) 56510352Sandreas.hansson@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 46 # Number of non-speculative instructions added to the IQ 56610726Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8345 # Number of instructions issued 56710352Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 56 # Number of squashed instructions issued 56810726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 4743 # Number of squashed instructions iterated over during squash; mainly for profiling 56910726Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 12819 # Number of squashed operands that are examined and possibly removed from graph 57010352Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 9 # Number of squashed non-spec instructions that were removed 57110726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 13520 # Number of insts issued each cycle 57210726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.617234 # Number of insts issued each cycle 57310726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.373407 # Number of insts issued each cycle 5748889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 57510726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 10276 76.01% 76.01% # Number of insts issued each cycle 57610726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1181 8.74% 84.74% # Number of insts issued each cycle 57710726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 737 5.45% 90.19% # Number of insts issued each cycle 57810726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 452 3.34% 93.54% # Number of insts issued each cycle 57910726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 368 2.72% 96.26% # Number of insts issued each cycle 58010726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 283 2.09% 98.35% # Number of insts issued each cycle 58110726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 137 1.01% 99.36% # Number of insts issued each cycle 58210726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 63 0.47% 99.83% # Number of insts issued each cycle 58310352Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 23 0.17% 100.00% # Number of insts issued each cycle 5848889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 5858889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 5868889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 58710726Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 13520 # Number of insts issued each cycle 5888889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 58910352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 9 5.33% 5.33% # attempts to use FU when none available 59010352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 5.33% # attempts to use FU when none available 59110352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 5.33% # attempts to use FU when none available 59210352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 5.33% # attempts to use FU when none available 59310352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 5.33% # attempts to use FU when none available 59410352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 5.33% # attempts to use FU when none available 59510352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 5.33% # attempts to use FU when none available 59610352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 5.33% # attempts to use FU when none available 59710352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.33% # attempts to use FU when none available 59810352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 5.33% # attempts to use FU when none available 59910352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.33% # attempts to use FU when none available 60010352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 5.33% # attempts to use FU when none available 60110352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 5.33% # attempts to use FU when none available 60210352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 5.33% # attempts to use FU when none available 60310352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 5.33% # attempts to use FU when none available 60410352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 5.33% # attempts to use FU when none available 60510352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.33% # attempts to use FU when none available 60610352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 5.33% # attempts to use FU when none available 60710352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.33% # attempts to use FU when none available 60810352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.33% # attempts to use FU when none available 60910352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.33% # attempts to use FU when none available 61010352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.33% # attempts to use FU when none available 61110352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.33% # attempts to use FU when none available 61210352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.33% # attempts to use FU when none available 61310352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.33% # attempts to use FU when none available 61410352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.33% # attempts to use FU when none available 61510352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.33% # attempts to use FU when none available 61610352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.33% # attempts to use FU when none available 61710352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.33% # attempts to use FU when none available 61810352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 80 47.34% 52.66% # attempts to use FU when none available 61910352Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 80 47.34% 100.00% # attempts to use FU when none available 6208889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 6218889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 6228889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 62310726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 5033 60.31% 60.31% # Type of FU issued 62410726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 6 0.07% 60.38% # Type of FU issued 62510726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.38% # Type of FU issued 62610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.38% # Type of FU issued 62710726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.38% # Type of FU issued 62810726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.38% # Type of FU issued 62910726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.38% # Type of FU issued 63010726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.38% # Type of FU issued 63110726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.38% # Type of FU issued 63210726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.38% # Type of FU issued 63310726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.38% # Type of FU issued 63410726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.38% # Type of FU issued 63510726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.38% # Type of FU issued 63610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.38% # Type of FU issued 63710726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.38% # Type of FU issued 63810726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.38% # Type of FU issued 63910726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.38% # Type of FU issued 64010726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.38% # Type of FU issued 64110726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.38% # Type of FU issued 64210726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.38% # Type of FU issued 64310726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.38% # Type of FU issued 64410726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.38% # Type of FU issued 64510726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.38% # Type of FU issued 64610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.38% # Type of FU issued 64710726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.38% # Type of FU issued 64810352Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 60.42% # Type of FU issued 64910352Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.42% # Type of FU issued 65010352Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.42% # Type of FU issued 65110352Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.42% # Type of FU issued 65210726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2011 24.10% 84.52% # Type of FU issued 65310726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1292 15.48% 100.00% # Type of FU issued 6548889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 6558889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 65610726Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8345 # Type of FU issued 65710726Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.241073 # Inst issue rate 65810352Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 169 # FU busy when requested 65910726Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.020252 # FU busy rate (busy events/executed inst) 66010726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 30336 # Number of integer instruction queue reads 66110726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 15016 # Number of integer instruction queue writes 66210726Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 7551 # Number of integer instruction queue wakeup accesses 66310352Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_reads 99 # Number of floating instruction queue reads 66410352Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 128 # Number of floating instruction queue writes 66510726Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 32 # Number of floating instruction queue wakeup accesses 66610726Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 8471 # Number of integer alu accesses 66710352Sandreas.hansson@arm.comsystem.cpu.iq.fp_alu_accesses 43 # Number of floating point alu accesses 66810352Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 25 # Number of loads that had data forwarded from stores 6698889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 67010726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1283 # Number of loads squashed 6719312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 67210726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations 67310726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 694 # Number of stores squashed 6748889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 6758889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 67610352Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 39 # Number of loads that were rescheduled 67710726Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 7 # Number of times an access to memory failed due to the cache being blocked 6788889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 67910726Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 348 # Number of cycles IEW is squashing 68010726Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 819 # Number of cycles IEW is blocking 68110726Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 18 # Number of cycles IEW is unblocking 68210726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 10393 # Number of instructions dispatched to IQ 68310352Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 110 # Number of squashed instructions skipped by dispatch 68410726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2310 # Number of dispatched load instructions 68510726Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1632 # Number of dispatched store instructions 68610352Sandreas.hansson@arm.comsystem.cpu.iew.iewDispNonSpecInsts 34 # Number of dispatched non-speculative instructions 68710726Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 14 # Number of times the IQ has become full, causing a stall 68810726Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 2 # Number of times the LSQ has become full, causing a stall 68910726Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations 69010352Sandreas.hansson@arm.comsystem.cpu.iew.predictedTakenIncorrect 112 # Number of branches that were predicted taken incorrectly 69110726Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 251 # Number of branches that were predicted not taken incorrectly 69210726Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 363 # Number of branch mispredicts detected at execute 69310726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 8047 # Number of executed instructions 69410726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 1910 # Number of load instructions executed 69510726Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 298 # Number of squashed instructions skipped in execute 6968889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 69710352Sandreas.hansson@arm.comsystem.cpu.iew.exec_nop 11 # number of nop insts executed 69810726Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3142 # number of memory reference insts executed 69910726Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1452 # Number of branches executed 70010726Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1232 # Number of stores executed 70110726Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.232465 # Inst execution rate 70210726Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 7714 # cumulative count of insts sent to commit 70310726Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 7583 # cumulative count of insts written-back 70410726Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 3567 # num instructions producing a value 70510726Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 6985 # num instructions consuming a value 7068889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 70710726Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.219061 # insts written-back per cycle 70810726Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.510666 # average fanout of values written-back 7098889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 71010726Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 5019 # The number of squashed insts skipped by commit 7119459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards 71210352Sandreas.hansson@arm.comsystem.cpu.commit.branchMispredicts 324 # The number of times a branch was mispredicted 71310726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 12644 # Number of insts commited each cycle 71410726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.425261 # Number of insts commited each cycle 71510726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.266647 # Number of insts commited each cycle 7168889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 71710726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 10588 83.74% 83.74% # Number of insts commited each cycle 71810726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 887 7.02% 90.75% # Number of insts commited each cycle 71910726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 425 3.36% 94.12% # Number of insts commited each cycle 72010726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 213 1.68% 95.80% # Number of insts commited each cycle 72110726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 117 0.93% 96.73% # Number of insts commited each cycle 72210726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 214 1.69% 98.42% # Number of insts commited each cycle 72310726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 50 0.40% 98.81% # Number of insts commited each cycle 72410726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 37 0.29% 99.11% # Number of insts commited each cycle 72510726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 113 0.89% 100.00% # Number of insts commited each cycle 7268889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 7278889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 7288889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 72910726Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 12644 # Number of insts commited each cycle 7309459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 4591 # Number of instructions committed 73110352Sandreas.hansson@arm.comsystem.cpu.commit.committedOps 5377 # Number of ops (including micro ops) committed 7328889Sgeoffrey.blake@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 73310352Sandreas.hansson@arm.comsystem.cpu.commit.refs 1965 # Number of memory references committed 73410352Sandreas.hansson@arm.comsystem.cpu.commit.loads 1027 # Number of loads committed 7358889Sgeoffrey.blake@arm.comsystem.cpu.commit.membars 12 # Number of memory barriers committed 7369459Ssaidi@eecs.umich.edusystem.cpu.commit.branches 1007 # Number of branches committed 7378889Sgeoffrey.blake@arm.comsystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 73810352Sandreas.hansson@arm.comsystem.cpu.commit.int_insts 4624 # Number of committed integer instructions. 7398889Sgeoffrey.blake@arm.comsystem.cpu.commit.function_calls 82 # Number of function calls committed. 74010220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 74110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntAlu 3405 63.33% 63.33% # Class of committed instruction 74210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntMult 4 0.07% 63.40% # Class of committed instruction 74310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 63.40% # Class of committed instruction 74410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.40% # Class of committed instruction 74510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.40% # Class of committed instruction 74610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.40% # Class of committed instruction 74710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 63.40% # Class of committed instruction 74810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.40% # Class of committed instruction 74910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.40% # Class of committed instruction 75010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.40% # Class of committed instruction 75110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.40% # Class of committed instruction 75210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.40% # Class of committed instruction 75310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.40% # Class of committed instruction 75410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.40% # Class of committed instruction 75510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.40% # Class of committed instruction 75610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 63.40% # Class of committed instruction 75710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.40% # Class of committed instruction 75810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 63.40% # Class of committed instruction 75910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.40% # Class of committed instruction 76010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.40% # Class of committed instruction 76110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.40% # Class of committed instruction 76210352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.40% # Class of committed instruction 76310352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.40% # Class of committed instruction 76410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.40% # Class of committed instruction 76510352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.40% # Class of committed instruction 76610352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% # Class of committed instruction 76710352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% # Class of committed instruction 76810352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% # Class of committed instruction 76910352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% # Class of committed instruction 77010352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% # Class of committed instruction 77110352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::MemWrite 938 17.44% 100.00% # Class of committed instruction 77210220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 77310220Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 77410352Sandreas.hansson@arm.comsystem.cpu.commit.op_class_0::total 5377 # Class of committed instruction 77510726Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 113 # number cycles where commit BW limit reached 7768889Sgeoffrey.blake@arm.comsystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 77710726Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 22770 # The number of ROB reads 77810726Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 21679 # The number of ROB writes 77910726Sandreas.hansson@arm.comsystem.cpu.timesIdled 199 # Number of times that the entire CPU went into an idle state and unscheduled itself 78010726Sandreas.hansson@arm.comsystem.cpu.idleCycles 21096 # Total number of cycles that the CPU has spent unscheduled due to idling 7819459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 4591 # Number of Instructions Simulated 78210352Sandreas.hansson@arm.comsystem.cpu.committedOps 5377 # Number of Ops (including micro ops) Simulated 78310726Sandreas.hansson@arm.comsystem.cpu.cpi 7.539970 # CPI: Cycles Per Instruction 78410726Sandreas.hansson@arm.comsystem.cpu.cpi_total 7.539970 # CPI: Total CPI of All Threads 78510726Sandreas.hansson@arm.comsystem.cpu.ipc 0.132627 # IPC: Instructions Per Cycle 78610726Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.132627 # IPC: Total IPC of All Threads 78710726Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 7923 # number of integer regfile reads 78810726Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 4408 # number of integer regfile writes 78910726Sandreas.hansson@arm.comsystem.cpu.fp_regfile_reads 32 # number of floating regfile reads 79010726Sandreas.hansson@arm.comsystem.cpu.cc_regfile_reads 28677 # number of cc regfile reads 79110726Sandreas.hansson@arm.comsystem.cpu.cc_regfile_writes 3298 # number of cc regfile writes 79210726Sandreas.hansson@arm.comsystem.cpu.misc_regfile_reads 3185 # number of misc regfile reads 7939459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 24 # number of misc regfile writes 79410628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 79510726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 87.291293 # Cycle average of tags in use 79610726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 2178 # Total number of references to valid blocks. 79710628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. 79810726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 14.917808 # Average number of references to valid blocks. 79910628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 80010726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 87.291293 # Average occupied blocks per requestor 80110726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.021311 # Average percentage of cache occupancy 80210726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.021311 # Average percentage of cache occupancy 80310628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id 80410726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id 80510726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 90 # Occupied blocks per task id 80610628Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id 80710726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 5532 # Number of tag accesses 80810726Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 5532 # Number of data accesses 80910726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1558 # number of ReadReq hits 81010726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1558 # number of ReadReq hits 81110726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 598 # number of WriteReq hits 81210726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 598 # number of WriteReq hits 81310628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 11 # number of LoadLockedReq hits 81410628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 11 # number of LoadLockedReq hits 81510628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits 81610628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits 81710726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2156 # number of demand (read+write) hits 81810726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2156 # number of demand (read+write) hits 81910726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2156 # number of overall hits 82010726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2156 # number of overall hits 82110726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 198 # number of ReadReq misses 82210726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 198 # number of ReadReq misses 82310726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 315 # number of WriteReq misses 82410726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 315 # number of WriteReq misses 82510628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 82610628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 82710726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 513 # number of demand (read+write) misses 82810726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 513 # number of demand (read+write) misses 82910726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 513 # number of overall misses 83010726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 513 # number of overall misses 83110726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 12309993 # number of ReadReq miss cycles 83210726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 12309993 # number of ReadReq miss cycles 83310726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 22746000 # number of WriteReq miss cycles 83410726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 22746000 # number of WriteReq miss cycles 83510726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 144500 # number of LoadLockedReq miss cycles 83610726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 144500 # number of LoadLockedReq miss cycles 83710726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 35055993 # number of demand (read+write) miss cycles 83810726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 35055993 # number of demand (read+write) miss cycles 83910726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 35055993 # number of overall miss cycles 84010726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 35055993 # number of overall miss cycles 84110726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1756 # number of ReadReq accesses(hits+misses) 84210726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1756 # number of ReadReq accesses(hits+misses) 84310628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) 84410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) 84510628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 13 # number of LoadLockedReq accesses(hits+misses) 84610628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 13 # number of LoadLockedReq accesses(hits+misses) 84710628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) 84810628Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) 84910726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2669 # number of demand (read+write) accesses 85010726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2669 # number of demand (read+write) accesses 85110726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2669 # number of overall (read+write) accesses 85210726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2669 # number of overall (read+write) accesses 85310726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.112756 # miss rate for ReadReq accesses 85410726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.112756 # miss rate for ReadReq accesses 85510726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.345016 # miss rate for WriteReq accesses 85610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.345016 # miss rate for WriteReq accesses 85710628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.153846 # miss rate for LoadLockedReq accesses 85810628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.153846 # miss rate for LoadLockedReq accesses 85910726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.192207 # miss rate for demand accesses 86010726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.192207 # miss rate for demand accesses 86110726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.192207 # miss rate for overall accesses 86210726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.192207 # miss rate for overall accesses 86310726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62171.681818 # average ReadReq miss latency 86410726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 62171.681818 # average ReadReq miss latency 86510726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72209.523810 # average WriteReq miss latency 86610726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 72209.523810 # average WriteReq miss latency 86710726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72250 # average LoadLockedReq miss latency 86810726Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72250 # average LoadLockedReq miss latency 86910726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 68335.269006 # average overall miss latency 87010726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 68335.269006 # average overall miss latency 87110726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 68335.269006 # average overall miss latency 87210726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 68335.269006 # average overall miss latency 87310726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 129 # number of cycles access was blocked 87410628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 87510726Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked 87610628Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 87710726Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 43 # average number of cycles each access was blocked 87810628Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 87910628Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 88010628Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 88110726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 93 # number of ReadReq MSHR hits 88210726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 93 # number of ReadReq MSHR hits 88310726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 273 # number of WriteReq MSHR hits 88410726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 273 # number of WriteReq MSHR hits 88510628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 88610628Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 88710726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 366 # number of demand (read+write) MSHR hits 88810726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 366 # number of demand (read+write) MSHR hits 88910726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 366 # number of overall MSHR hits 89010726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 366 # number of overall MSHR hits 89110628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 105 # number of ReadReq MSHR misses 89210628Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 105 # number of ReadReq MSHR misses 89310628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 # number of WriteReq MSHR misses 89410628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 42 # number of WriteReq MSHR misses 89510628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses 89610628Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses 89710628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses 89810628Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses 89910726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6906505 # number of ReadReq MSHR miss cycles 90010726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 6906505 # number of ReadReq MSHR miss cycles 90110726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3390500 # number of WriteReq MSHR miss cycles 90210726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 3390500 # number of WriteReq MSHR miss cycles 90310726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 10297005 # number of demand (read+write) MSHR miss cycles 90410726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 10297005 # number of demand (read+write) MSHR miss cycles 90510726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 10297005 # number of overall MSHR miss cycles 90610726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 10297005 # number of overall MSHR miss cycles 90710726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.059795 # mshr miss rate for ReadReq accesses 90810726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.059795 # mshr miss rate for ReadReq accesses 90910628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 # mshr miss rate for WriteReq accesses 91010628Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 # mshr miss rate for WriteReq accesses 91110726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.055077 # mshr miss rate for demand accesses 91210726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.055077 # mshr miss rate for demand accesses 91310726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.055077 # mshr miss rate for overall accesses 91410726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.055077 # mshr miss rate for overall accesses 91510726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65776.238095 # average ReadReq mshr miss latency 91610726Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65776.238095 # average ReadReq mshr miss latency 91710726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80726.190476 # average WriteReq mshr miss latency 91810726Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80726.190476 # average WriteReq mshr miss latency 91910726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70047.653061 # average overall mshr miss latency 92010726Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 70047.653061 # average overall mshr miss latency 92110726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70047.653061 # average overall mshr miss latency 92210726Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 70047.653061 # average overall mshr miss latency 92310628Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 92410242Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.replacements 1 # number of replacements 92510726Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 149.998434 # Cycle average of tags in use 92610726Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 1659 # Total number of references to valid blocks. 92710352Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 294 # Sample count of references to valid blocks. 92810726Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 5.642857 # Average number of references to valid blocks. 9299838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 93010726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 149.998434 # Average occupied blocks per requestor 93110726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.073241 # Average percentage of cache occupancy 93210726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.073241 # Average percentage of cache occupancy 93310352Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 293 # Occupied blocks per task id 93410726Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 169 # Occupied blocks per task id 93510726Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 124 # Occupied blocks per task id 93610352Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.143066 # Percentage of cache occupancy per task id 93710726Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 4420 # Number of tag accesses 93810726Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 4420 # Number of data accesses 93910726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1659 # number of ReadReq hits 94010726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1659 # number of ReadReq hits 94110726Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1659 # number of demand (read+write) hits 94210726Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1659 # number of demand (read+write) hits 94310726Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1659 # number of overall hits 94410726Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1659 # number of overall hits 94510726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 404 # number of ReadReq misses 94610726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 404 # number of ReadReq misses 94710726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 404 # number of demand (read+write) misses 94810726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 404 # number of demand (read+write) misses 94910726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 404 # number of overall misses 95010726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 404 # number of overall misses 95110726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 28289500 # number of ReadReq miss cycles 95210726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 28289500 # number of ReadReq miss cycles 95310726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 28289500 # number of demand (read+write) miss cycles 95410726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 28289500 # number of demand (read+write) miss cycles 95510726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 28289500 # number of overall miss cycles 95610726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 28289500 # number of overall miss cycles 95710726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2063 # number of ReadReq accesses(hits+misses) 95810726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 2063 # number of ReadReq accesses(hits+misses) 95910726Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2063 # number of demand (read+write) accesses 96010726Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 2063 # number of demand (read+write) accesses 96110726Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2063 # number of overall (read+write) accesses 96210726Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 2063 # number of overall (read+write) accesses 96310726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.195831 # miss rate for ReadReq accesses 96410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.195831 # miss rate for ReadReq accesses 96510726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.195831 # miss rate for demand accesses 96610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.195831 # miss rate for demand accesses 96710726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.195831 # miss rate for overall accesses 96810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.195831 # miss rate for overall accesses 96910726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70023.514851 # average ReadReq miss latency 97010726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 70023.514851 # average ReadReq miss latency 97110726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 70023.514851 # average overall miss latency 97210726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 70023.514851 # average overall miss latency 97310726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 70023.514851 # average overall miss latency 97410726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 70023.514851 # average overall miss latency 97510726Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 361 # number of cycles access was blocked 9768889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 97710352Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 5 # number of cycles access was blocked 9788889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 97910726Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 72.200000 # average number of cycles each access was blocked 9808983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 9818889Sgeoffrey.blake@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 9828889Sgeoffrey.blake@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 98310726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 110 # number of ReadReq MSHR hits 98410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 110 # number of ReadReq MSHR hits 98510726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 110 # number of demand (read+write) MSHR hits 98610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 110 # number of demand (read+write) MSHR hits 98710726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 110 # number of overall MSHR hits 98810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 110 # number of overall MSHR hits 98910352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 294 # number of ReadReq MSHR misses 99010352Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 294 # number of ReadReq MSHR misses 99110352Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 294 # number of demand (read+write) MSHR misses 99210352Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 294 # number of demand (read+write) MSHR misses 99310352Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 294 # number of overall MSHR misses 99410352Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 294 # number of overall MSHR misses 99510726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 21612000 # number of ReadReq MSHR miss cycles 99610726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 21612000 # number of ReadReq MSHR miss cycles 99710726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 21612000 # number of demand (read+write) MSHR miss cycles 99810726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 21612000 # number of demand (read+write) MSHR miss cycles 99910726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 21612000 # number of overall MSHR miss cycles 100010726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 21612000 # number of overall MSHR miss cycles 100110726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.142511 # mshr miss rate for ReadReq accesses 100210726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.142511 # mshr miss rate for ReadReq accesses 100310726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.142511 # mshr miss rate for demand accesses 100410726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.142511 # mshr miss rate for demand accesses 100510726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.142511 # mshr miss rate for overall accesses 100610726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.142511 # mshr miss rate for overall accesses 100710726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73510.204082 # average ReadReq mshr miss latency 100810726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73510.204082 # average ReadReq mshr miss latency 100910726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73510.204082 # average overall mshr miss latency 101010726Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 73510.204082 # average overall mshr miss latency 101110726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73510.204082 # average overall mshr miss latency 101210726Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 73510.204082 # average overall mshr miss latency 10138889Sgeoffrey.blake@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 10149838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 101510726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 186.994376 # Cycle average of tags in use 101610352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 39 # Total number of references to valid blocks. 101710352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 355 # Sample count of references to valid blocks. 101810352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 0.109859 # Average number of references to valid blocks. 10199838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 102010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 140.852442 # Average occupied blocks per requestor 102110726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 46.141935 # Average occupied blocks per requestor 102210726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.004298 # Average percentage of cache occupancy 102310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.001408 # Average percentage of cache occupancy 102410726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.005707 # Average percentage of cache occupancy 102510352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 355 # Occupied blocks per task id 102610726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 194 # Occupied blocks per task id 102710726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 161 # Occupied blocks per task id 102810352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.010834 # Percentage of cache occupancy per task id 102910352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 3925 # Number of tag accesses 103010352Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 3925 # Number of data accesses 103110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 18 # number of ReadReq hits 103210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 21 # number of ReadReq hits 103310352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 39 # number of ReadReq hits 103410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 18 # number of demand (read+write) hits 103510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 21 # number of demand (read+write) hits 103610352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 39 # number of demand (read+write) hits 103710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 18 # number of overall hits 103810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 21 # number of overall hits 103910352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 39 # number of overall hits 104010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 276 # number of ReadReq misses 104110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 84 # number of ReadReq misses 104210352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 360 # number of ReadReq misses 104310242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 42 # number of ReadExReq misses 104410242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_misses::total 42 # number of ReadExReq misses 104510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 276 # number of demand (read+write) misses 104610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 126 # number of demand (read+write) misses 104710352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 402 # number of demand (read+write) misses 104810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 276 # number of overall misses 104910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 126 # number of overall misses 105010352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 402 # number of overall misses 105110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 21127500 # number of ReadReq miss cycles 105210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 6646750 # number of ReadReq miss cycles 105310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 27774250 # number of ReadReq miss cycles 105410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3346500 # number of ReadExReq miss cycles 105510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 3346500 # number of ReadExReq miss cycles 105610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 21127500 # number of demand (read+write) miss cycles 105710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 9993250 # number of demand (read+write) miss cycles 105810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 31120750 # number of demand (read+write) miss cycles 105910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 21127500 # number of overall miss cycles 106010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 9993250 # number of overall miss cycles 106110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 31120750 # number of overall miss cycles 106210352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 294 # number of ReadReq accesses(hits+misses) 106310242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 105 # number of ReadReq accesses(hits+misses) 106410352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 399 # number of ReadReq accesses(hits+misses) 106510242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 42 # number of ReadExReq accesses(hits+misses) 106610242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_accesses::total 42 # number of ReadExReq accesses(hits+misses) 106710352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 294 # number of demand (read+write) accesses 10689449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses 106910352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 441 # number of demand (read+write) accesses 107010352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 294 # number of overall (read+write) accesses 10719449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses 107210352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 441 # number of overall (read+write) accesses 107310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.938776 # miss rate for ReadReq accesses 107410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.800000 # miss rate for ReadReq accesses 107510352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.902256 # miss rate for ReadReq accesses 10769449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 10779449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 107810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.938776 # miss rate for demand accesses 107910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.857143 # miss rate for demand accesses 108010352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.911565 # miss rate for demand accesses 108110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.938776 # miss rate for overall accesses 108210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.857143 # miss rate for overall accesses 108310352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.911565 # miss rate for overall accesses 108410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76548.913043 # average ReadReq miss latency 108510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79127.976190 # average ReadReq miss latency 108610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 77150.694444 # average ReadReq miss latency 108710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79678.571429 # average ReadExReq miss latency 108810726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 79678.571429 # average ReadExReq miss latency 108910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76548.913043 # average overall miss latency 109010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 79311.507937 # average overall miss latency 109110726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 77414.800995 # average overall miss latency 109210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76548.913043 # average overall miss latency 109310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 79311.507937 # average overall miss latency 109410726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 77414.800995 # average overall miss latency 10959449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 10969449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 10979449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 10989449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 10999449SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 11009449SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 11019449SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 11029449SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 11039449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits 11049449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits 11059449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits 11069449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits 11079449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits 11089449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits 110910726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 276 # number of ReadReq MSHR misses 111010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 79 # number of ReadReq MSHR misses 111110352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 355 # number of ReadReq MSHR misses 111210242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 # number of ReadExReq MSHR misses 111310242Ssteve.reinhardt@amd.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 42 # number of ReadExReq MSHR misses 111410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 276 # number of demand (read+write) MSHR misses 111510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 121 # number of demand (read+write) MSHR misses 111610352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 397 # number of demand (read+write) MSHR misses 111710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 276 # number of overall MSHR misses 111810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 121 # number of overall MSHR misses 111910352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 397 # number of overall MSHR misses 112010726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 17683000 # number of ReadReq MSHR miss cycles 112110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5328000 # number of ReadReq MSHR miss cycles 112210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 23011000 # number of ReadReq MSHR miss cycles 112310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2824000 # number of ReadExReq MSHR miss cycles 112410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2824000 # number of ReadExReq MSHR miss cycles 112510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 17683000 # number of demand (read+write) MSHR miss cycles 112610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8152000 # number of demand (read+write) MSHR miss cycles 112710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 25835000 # number of demand (read+write) MSHR miss cycles 112810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 17683000 # number of overall MSHR miss cycles 112910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8152000 # number of overall MSHR miss cycles 113010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 25835000 # number of overall MSHR miss cycles 113110726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.938776 # mshr miss rate for ReadReq accesses 113210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.752381 # mshr miss rate for ReadReq accesses 113310352Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.889724 # mshr miss rate for ReadReq accesses 11349449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 11359449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 113610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.938776 # mshr miss rate for demand accesses 113710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.823129 # mshr miss rate for demand accesses 113810352Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.900227 # mshr miss rate for demand accesses 113910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.938776 # mshr miss rate for overall accesses 114010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.823129 # mshr miss rate for overall accesses 114110352Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.900227 # mshr miss rate for overall accesses 114210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64068.840580 # average ReadReq mshr miss latency 114310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67443.037975 # average ReadReq mshr miss latency 114410726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64819.718310 # average ReadReq mshr miss latency 114510726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67238.095238 # average ReadExReq mshr miss latency 114610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67238.095238 # average ReadExReq mshr miss latency 114710726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64068.840580 # average overall mshr miss latency 114810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67371.900826 # average overall mshr miss latency 114910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 65075.566751 # average overall mshr miss latency 115010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64068.840580 # average overall mshr miss latency 115110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67371.900826 # average overall mshr miss latency 115210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 65075.566751 # average overall mshr miss latency 11539449SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 115410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 399 # Transaction distribution 115510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 398 # Transaction distribution 115610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 42 # Transaction distribution 115710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 42 # Transaction distribution 115810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 588 # Packet count per connected master and slave (bytes) 115910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes) 116010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 881 # Packet count per connected master and slave (bytes) 116110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18816 # Cumulative packet size per connected master and slave (bytes) 116210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes) 116310628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 28160 # Cumulative packet size per connected master and slave (bytes) 116410628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 116510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 441 # Request fanout histogram 116610726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 5 # Request fanout histogram 116710628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram 116810628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 116910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 117010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram 117110628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram 117210628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram 117310628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram 117410726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::5 441 100.00% 100.00% # Request fanout histogram 117510726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram 117610628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 117710726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram 117810726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 5 # Request fanout histogram 117910628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 441 # Request fanout histogram 118010628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 220500 # Layer occupancy (ticks) 118110726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) 118210726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 495000 # Layer occupancy (ticks) 118310726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 2.9 # Layer utilization (%) 118410726Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 238495 # Layer occupancy (ticks) 118510628Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) 118610628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 355 # Transaction distribution 118710628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 355 # Transaction distribution 118810628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 42 # Transaction distribution 118910628Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 42 # Transaction distribution 119010628Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 794 # Packet count per connected master and slave (bytes) 119110628Sandreas.hansson@arm.comsystem.membus.pkt_count::total 794 # Packet count per connected master and slave (bytes) 119210628Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25408 # Cumulative packet size per connected master and slave (bytes) 119310628Sandreas.hansson@arm.comsystem.membus.pkt_size::total 25408 # Cumulative packet size per connected master and slave (bytes) 119410628Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 119510628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 397 # Request fanout histogram 119610628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 119710628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 119810628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 119910628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 397 100.00% 100.00% # Request fanout histogram 120010628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 120110628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 120210628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 120310628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 120410628Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 397 # Request fanout histogram 120510726Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 499500 # Layer occupancy (ticks) 120610726Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.9 # Layer utilization (%) 120710726Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 2102000 # Layer occupancy (ticks) 120810726Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 12.1 # Layer utilization (%) 12098889Sgeoffrey.blake@arm.com 12108889Sgeoffrey.blake@arm.com---------- End Simulation Statistics ---------- 1211