stats.txt revision 10038
18889Sgeoffrey.blake@arm.com 28889Sgeoffrey.blake@arm.com---------- Begin Simulation Statistics ---------- 39978Sandreas.hansson@arm.comsim_seconds 0.000017 # Number of seconds simulated 49978Sandreas.hansson@arm.comsim_ticks 16981000 # Number of ticks simulated 59978Sandreas.hansson@arm.comfinal_tick 16981000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68889Sgeoffrey.blake@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 710038SAli.Saidi@ARM.comhost_inst_rate 39940 # Simulator instruction rate (inst/s) 810038SAli.Saidi@ARM.comhost_op_rate 49834 # Simulator op (including micro ops) rate (op/s) 910038SAli.Saidi@ARM.comhost_tick_rate 147693403 # Simulator tick rate (ticks/s) 1010038SAli.Saidi@ARM.comhost_mem_usage 267784 # Number of bytes of host memory used 1110038SAli.Saidi@ARM.comhost_seconds 0.12 # Real time elapsed on the host 129459Ssaidi@eecs.umich.edusim_insts 4591 # Number of instructions simulated 139459Ssaidi@eecs.umich.edusim_ops 5729 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 169978Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 17280 # Number of bytes read from this memory 179312Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 7808 # Number of bytes read from this memory 189978Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 25088 # Number of bytes read from this memory 199978Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 17280 # Number of instructions bytes read from this memory 209978Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 17280 # Number of instructions bytes read from this memory 219978Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 270 # Number of read requests responded to by this memory 229312Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 122 # Number of read requests responded to by this memory 239978Sandreas.hansson@arm.comsystem.physmem.num_reads::total 392 # Number of read requests responded to by this memory 249978Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 1017607915 # Total read bandwidth from this memory (bytes/s) 259978Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 459808021 # Total read bandwidth from this memory (bytes/s) 269978Sandreas.hansson@arm.comsystem.physmem.bw_read::total 1477415935 # Total read bandwidth from this memory (bytes/s) 279978Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 1017607915 # Instruction read bandwidth from this memory (bytes/s) 289978Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 1017607915 # Instruction read bandwidth from this memory (bytes/s) 299978Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 1017607915 # Total bandwidth to/from this memory (bytes/s) 309978Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 459808021 # Total bandwidth to/from this memory (bytes/s) 319978Sandreas.hansson@arm.comsystem.physmem.bw_total::total 1477415935 # Total bandwidth to/from this memory (bytes/s) 329978Sandreas.hansson@arm.comsystem.physmem.readReqs 392 # Number of read requests accepted 339978Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 349978Sandreas.hansson@arm.comsystem.physmem.readBursts 392 # Number of DRAM read bursts, including those serviced by the write queue 359978Sandreas.hansson@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 369978Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 25088 # Total number of bytes read from DRAM 379978Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 389978Sandreas.hansson@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 399978Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 25088 # Total read bytes from the system interface side 409978Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 419978Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 429978Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 439978Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 449978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 86 # Per bank write bursts 459978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 46 # Per bank write bursts 469978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 20 # Per bank write bursts 479978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 42 # Per bank write bursts 489978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 17 # Per bank write bursts 499978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 34 # Per bank write bursts 509978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 35 # Per bank write bursts 519978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 10 # Per bank write bursts 529978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 4 # Per bank write bursts 539978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 7 # Per bank write bursts 549978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 28 # Per bank write bursts 559978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 42 # Per bank write bursts 569978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 9 # Per bank write bursts 579978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 6 # Per bank write bursts 589978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 0 # Per bank write bursts 599978Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 6 # Per bank write bursts 609978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 619978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 629978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 639978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 649978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 659978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 669978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 679978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 689978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 699978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 709978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 719978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 729978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 739978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 749978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 759978Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 769978Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 779978Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 789978Sandreas.hansson@arm.comsystem.physmem.totGap 16923500 # Total gap between requests 799978Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 809978Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 819978Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 829978Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 839978Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 849978Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 859978Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 392 # Read request sizes (log2) 869978Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 879978Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 889978Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 899978Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 909978Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 919978Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 929978Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 939978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 207 # What read queue length does an incoming req see 949978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 122 # What read queue length does an incoming req see 959978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 44 # What read queue length does an incoming req see 969978Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see 979797Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see 989348SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see 999348SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see 1009312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 1019312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 1029312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 1039312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 1049312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 1059312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 1069312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 1079312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 1089312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 1099312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 1109312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 1119312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 1129312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 1139312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 1149312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 1159312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 1169312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 1179312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 1189312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 1199312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 1209312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 1219312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 1229312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 1239312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 1249312Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 1259312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 1269312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 1279312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 1289312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 1299312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 1309312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 1319312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 1329312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 1339312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 1349312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 1359312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 1369312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 1379312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 1389312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 1399312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 1409312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 1419312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 1429312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 1439312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 1449312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 1459312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 1469312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 1479312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 1489312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 1499312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 1509312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 1519312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 1529312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 1539312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 1549312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 1559312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 1569312Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 1579978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 60 # Bytes accessed per row activation 1589978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 374.400000 # Bytes accessed per row activation 1599978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 181.494324 # Bytes accessed per row activation 1609978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 535.569369 # Bytes accessed per row activation 1619978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::64 25 41.67% 41.67% # Bytes accessed per row activation 1629978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128 8 13.33% 55.00% # Bytes accessed per row activation 1639978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::192 5 8.33% 63.33% # Bytes accessed per row activation 1649978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256 3 5.00% 68.33% # Bytes accessed per row activation 1659978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::320 3 5.00% 73.33% # Bytes accessed per row activation 1669978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384 1 1.67% 75.00% # Bytes accessed per row activation 1679978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::448 2 3.33% 78.33% # Bytes accessed per row activation 1689978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512 1 1.67% 80.00% # Bytes accessed per row activation 1699978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640 2 3.33% 83.33% # Bytes accessed per row activation 1709978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768 2 3.33% 86.67% # Bytes accessed per row activation 1719978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896 1 1.67% 88.33% # Bytes accessed per row activation 1729978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024 1 1.67% 90.00% # Bytes accessed per row activation 1739978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1152 1 1.67% 91.67% # Bytes accessed per row activation 1749978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1536 1 1.67% 93.33% # Bytes accessed per row activation 1759978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1664 1 1.67% 95.00% # Bytes accessed per row activation 1769978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1856 1 1.67% 96.67% # Bytes accessed per row activation 1779978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1984 1 1.67% 98.33% # Bytes accessed per row activation 1789978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::2432 1 1.67% 100.00% # Bytes accessed per row activation 1799978Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 60 # Bytes accessed per row activation 1809978Sandreas.hansson@arm.comsystem.physmem.totQLat 3153000 # Total ticks spent queuing 1819978Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 10516750 # Total ticks spent from burst creation until serviced by the DRAM 1829978Sandreas.hansson@arm.comsystem.physmem.totBusLat 1960000 # Total ticks spent in databus transfers 1839978Sandreas.hansson@arm.comsystem.physmem.totBankLat 5403750 # Total ticks spent accessing banks 1849978Sandreas.hansson@arm.comsystem.physmem.avgQLat 8043.37 # Average queueing delay per DRAM burst 1859978Sandreas.hansson@arm.comsystem.physmem.avgBankLat 13785.08 # Average bank access latency per DRAM burst 1869978Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 1879978Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 26828.44 # Average memory access latency per DRAM burst 1889978Sandreas.hansson@arm.comsystem.physmem.avgRdBW 1477.42 # Average DRAM read bandwidth in MiByte/s 1899978Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 1909978Sandreas.hansson@arm.comsystem.physmem.avgRdBWSys 1477.42 # Average system read bandwidth in MiByte/s 1919978Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 1929978Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 1939978Sandreas.hansson@arm.comsystem.physmem.busUtil 11.54 # Data bus utilization in percentage 1949978Sandreas.hansson@arm.comsystem.physmem.busUtilRead 11.54 # Data bus utilization in percentage for reads 1959978Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 1969978Sandreas.hansson@arm.comsystem.physmem.avgRdQLen 0.62 # Average read queue length when enqueuing 1979978Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 1989978Sandreas.hansson@arm.comsystem.physmem.readRowHits 332 # Number of row buffer hits during reads 1999312Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 2009978Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 84.69 # Row buffer hit rate for reads 2019312Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 2029978Sandreas.hansson@arm.comsystem.physmem.avgGap 43172.19 # Average gap between requests 2039978Sandreas.hansson@arm.comsystem.physmem.pageHitRate 84.69 # Row buffer hit rate, read and write combined 2049978Sandreas.hansson@arm.comsystem.physmem.prechargeAllPercent 0.06 # Percentage of time for which DRAM has all the banks in precharge state 2059978Sandreas.hansson@arm.comsystem.membus.throughput 1473647017 # Throughput (bytes/s) 2069978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 351 # Transaction distribution 2079978Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 350 # Transaction distribution 2089729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 41 # Transaction distribution 2099729Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 41 # Transaction distribution 2109978Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 783 # Packet count per connected master and slave (bytes) 2119978Sandreas.hansson@arm.comsystem.membus.pkt_count::total 783 # Packet count per connected master and slave (bytes) 2129978Sandreas.hansson@arm.comsystem.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25024 # Cumulative packet size per connected master and slave (bytes) 2139978Sandreas.hansson@arm.comsystem.membus.tot_pkt_size::total 25024 # Cumulative packet size per connected master and slave (bytes) 2149978Sandreas.hansson@arm.comsystem.membus.data_through_bus 25024 # Total data (bytes) 2159729Sandreas.hansson@arm.comsystem.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 2169978Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 483500 # Layer occupancy (ticks) 2179978Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 2.8 # Layer utilization (%) 2189978Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 3646500 # Layer occupancy (ticks) 2199978Sandreas.hansson@arm.comsystem.membus.respLayer1.utilization 21.5 # Layer utilization (%) 22010036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 2219978Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2481 # Number of BP lookups 2229978Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1780 # Number of conditional branches predicted 2239620Snilay@cs.wisc.edusystem.cpu.branchPred.condIncorrect 482 # Number of conditional branches incorrect 2249978Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 1967 # Number of BTB lookups 2259797Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 697 # Number of BTB hits 2269481Snilay@cs.wisc.edusystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 2279978Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 35.434672 # BTB Hit Percentage 2289797Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 293 # Number of times the RAS was used to get a target. 2299481Snilay@cs.wisc.edusystem.cpu.branchPred.RASInCorrect 71 # Number of incorrect RAS predictions. 23010038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 23110038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 23210038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 23310038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 23410038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 23510038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 23610038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 23710038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 23810038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 23910038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 24010038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 24110038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 24210038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 24310038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 24410038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 24510038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 24610038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 24710038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 24810038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 24910038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 25010038SAli.Saidi@ARM.comsystem.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 2518889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_hits 0 # ITB inst hits 2528889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_misses 0 # ITB inst misses 2538889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_hits 0 # DTB read hits 2548889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_misses 0 # DTB read misses 2558889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_hits 0 # DTB write hits 2568889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_misses 0 # DTB write misses 2578889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb 0 # Number of times complete TLB was flushed 2588889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 2598889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 2608889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 2618889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 2628889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 2638889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 2648889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 2658889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 2668889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.read_accesses 0 # DTB read accesses 2678889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.write_accesses 0 # DTB write accesses 2688889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.inst_accesses 0 # ITB inst accesses 2698889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.hits 0 # DTB hits 2708889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.misses 0 # DTB misses 2718889Sgeoffrey.blake@arm.comsystem.cpu.checker.dtb.accesses 0 # DTB accesses 27210038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 27310038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 27410038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 27510038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 27610038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 27710038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 27810038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 27910038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 28010038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 28110038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 28210038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 28310038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 28410038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 28510038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 28610038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 28710038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 28810038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 28910038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 29010038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.hits 0 # DTB hits 29110038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.misses 0 # DTB misses 29210038SAli.Saidi@ARM.comsystem.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 2938889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_hits 0 # ITB inst hits 2948889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_misses 0 # ITB inst misses 2958889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_hits 0 # DTB read hits 2968889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_misses 0 # DTB read misses 2978889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_hits 0 # DTB write hits 2988889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_misses 0 # DTB write misses 2998889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb 0 # Number of times complete TLB was flushed 3008889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3018889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3028889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3038889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.flush_entries 0 # Number of entries that have been flushed from TLB 3048889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 3058889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 3068889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 3078889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3088889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.read_accesses 0 # DTB read accesses 3098889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.write_accesses 0 # DTB write accesses 3108889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.inst_accesses 0 # ITB inst accesses 3118889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.hits 0 # DTB hits 3128889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.misses 0 # DTB misses 3138889Sgeoffrey.blake@arm.comsystem.cpu.checker.itb.accesses 0 # DTB accesses 3148889Sgeoffrey.blake@arm.comsystem.cpu.workload.num_syscalls 13 # Number of system calls 3159459Ssaidi@eecs.umich.edusystem.cpu.checker.numCycles 5742 # number of cpu cycles simulated 3168889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsStarted 0 # number of work items this cpu started 3178889Sgeoffrey.blake@arm.comsystem.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed 31810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 31910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 32010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 32110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 32210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 32310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 32410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 32510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 32610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 32710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 32810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 32910038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 33010038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 33110038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 33210038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 33310038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 33410038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 33510038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 33610038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 33710038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 33810038SAli.Saidi@ARM.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 3398889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 3408889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 3418889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 3428889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 3438889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 3448889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 3458889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 3468889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3478889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3488889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3498889Sgeoffrey.blake@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 3508889Sgeoffrey.blake@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 3518889Sgeoffrey.blake@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 3528889Sgeoffrey.blake@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 3538889Sgeoffrey.blake@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3548889Sgeoffrey.blake@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 3558889Sgeoffrey.blake@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 3568889Sgeoffrey.blake@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 3578889Sgeoffrey.blake@arm.comsystem.cpu.dtb.hits 0 # DTB hits 3588889Sgeoffrey.blake@arm.comsystem.cpu.dtb.misses 0 # DTB misses 3598889Sgeoffrey.blake@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 36010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 36610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 36710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 36810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 36910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37110038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37210038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37310038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37410038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37510038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 37610038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 37710038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 37810038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 37910038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 38010038SAli.Saidi@ARM.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 3818889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 3828889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 3838889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 3848889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 3858889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 3868889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 3878889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 3888889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 3898889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 3908889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 3918889Sgeoffrey.blake@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 3928889Sgeoffrey.blake@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 3938889Sgeoffrey.blake@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 3948889Sgeoffrey.blake@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 3958889Sgeoffrey.blake@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 3968889Sgeoffrey.blake@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 3978889Sgeoffrey.blake@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 3988889Sgeoffrey.blake@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 3998889Sgeoffrey.blake@arm.comsystem.cpu.itb.hits 0 # DTB hits 4008889Sgeoffrey.blake@arm.comsystem.cpu.itb.misses 0 # DTB misses 4018889Sgeoffrey.blake@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 4029978Sandreas.hansson@arm.comsystem.cpu.numCycles 33963 # number of cpu cycles simulated 4038889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 4048889Sgeoffrey.blake@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 4059978Sandreas.hansson@arm.comsystem.cpu.fetch.icacheStallCycles 6931 # Number of cycles fetch is stalled on an Icache miss 4069978Sandreas.hansson@arm.comsystem.cpu.fetch.Insts 11923 # Number of instructions fetch has processed 4079978Sandreas.hansson@arm.comsystem.cpu.fetch.Branches 2481 # Number of branches that fetch encountered 4089797Sandreas.hansson@arm.comsystem.cpu.fetch.predictedBranches 990 # Number of branches that fetch has predicted taken 4099978Sandreas.hansson@arm.comsystem.cpu.fetch.Cycles 2627 # Number of cycles fetch has run and was not squashing or blocked 4109797Sandreas.hansson@arm.comsystem.cpu.fetch.SquashCycles 1612 # Number of cycles fetch has spent squashing 4119978Sandreas.hansson@arm.comsystem.cpu.fetch.BlockedCycles 2574 # Number of cycles fetch has spent blocked 4129797Sandreas.hansson@arm.comsystem.cpu.fetch.CacheLines 1947 # Number of cache lines fetched 4139978Sandreas.hansson@arm.comsystem.cpu.fetch.IcacheSquashes 283 # Number of outstanding Icache misses that were squashed 4149978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::samples 13238 # Number of instructions fetched each cycle (Total) 4159978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::mean 1.137785 # Number of instructions fetched each cycle (Total) 4169978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::stdev 2.552533 # Number of instructions fetched each cycle (Total) 4178889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 4189978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::0 10611 80.16% 80.16% # Number of instructions fetched each cycle (Total) 4199978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::1 226 1.71% 81.86% # Number of instructions fetched each cycle (Total) 4209978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::2 203 1.53% 83.40% # Number of instructions fetched each cycle (Total) 4219978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::3 226 1.71% 85.10% # Number of instructions fetched each cycle (Total) 4229978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::4 222 1.68% 86.78% # Number of instructions fetched each cycle (Total) 4239978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::5 269 2.03% 88.81% # Number of instructions fetched each cycle (Total) 4249978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::6 92 0.69% 89.51% # Number of instructions fetched each cycle (Total) 4259978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::7 145 1.10% 90.60% # Number of instructions fetched each cycle (Total) 4269978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::8 1244 9.40% 100.00% # Number of instructions fetched each cycle (Total) 4278889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 4288889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 4298889Sgeoffrey.blake@arm.comsystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 4309978Sandreas.hansson@arm.comsystem.cpu.fetch.rateDist::total 13238 # Number of instructions fetched each cycle (Total) 4319978Sandreas.hansson@arm.comsystem.cpu.fetch.branchRate 0.073050 # Number of branch fetches per cycle 4329978Sandreas.hansson@arm.comsystem.cpu.fetch.rate 0.351059 # Number of inst fetches per cycle 4339978Sandreas.hansson@arm.comsystem.cpu.decode.IdleCycles 6943 # Number of cycles decode is idle 4349978Sandreas.hansson@arm.comsystem.cpu.decode.BlockedCycles 2849 # Number of cycles decode is blocked 4359978Sandreas.hansson@arm.comsystem.cpu.decode.RunCycles 2426 # Number of cycles decode is running 4369978Sandreas.hansson@arm.comsystem.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking 4379797Sandreas.hansson@arm.comsystem.cpu.decode.SquashCycles 951 # Number of cycles decode is squashing 4389797Sandreas.hansson@arm.comsystem.cpu.decode.BranchResolved 384 # Number of times decode resolved a branch 4399729Sandreas.hansson@arm.comsystem.cpu.decode.BranchMispred 159 # Number of times decode detected a branch misprediction 4409978Sandreas.hansson@arm.comsystem.cpu.decode.DecodedInsts 13218 # Number of instructions handled by decode 4419348SAli.Saidi@ARM.comsystem.cpu.decode.SquashedInsts 538 # Number of squashed instructions handled by decode 4429797Sandreas.hansson@arm.comsystem.cpu.rename.SquashCycles 951 # Number of cycles rename is squashing 4439978Sandreas.hansson@arm.comsystem.cpu.rename.IdleCycles 7209 # Number of cycles rename is idle 4449978Sandreas.hansson@arm.comsystem.cpu.rename.BlockCycles 361 # Number of cycles rename is blocking 4459978Sandreas.hansson@arm.comsystem.cpu.rename.serializeStallCycles 2278 # count of cycles rename stalled for serializing inst 4469978Sandreas.hansson@arm.comsystem.cpu.rename.RunCycles 2227 # Number of cycles rename is running 4479978Sandreas.hansson@arm.comsystem.cpu.rename.UnblockCycles 212 # Number of cycles rename is unblocking 4489978Sandreas.hansson@arm.comsystem.cpu.rename.RenamedInsts 12456 # Number of instructions processed by rename 4499729Sandreas.hansson@arm.comsystem.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full 4509978Sandreas.hansson@arm.comsystem.cpu.rename.IQFullEvents 7 # Number of times rename has blocked due to IQ full 4519978Sandreas.hansson@arm.comsystem.cpu.rename.LSQFullEvents 171 # Number of times rename has blocked due to LSQ full 4529978Sandreas.hansson@arm.comsystem.cpu.rename.RenamedOperands 12490 # Number of destination operands rename has renamed 45310038SAli.Saidi@ARM.comsystem.cpu.rename.RenameLookups 56756 # Number of register rename lookups that rename has made 4549978Sandreas.hansson@arm.comsystem.cpu.rename.int_rename_lookups 51556 # Number of integer rename lookups 4559924Ssteve.reinhardt@amd.comsystem.cpu.rename.fp_rename_lookups 32 # Number of floating rename lookups 4569459Ssaidi@eecs.umich.edusystem.cpu.rename.CommittedMaps 5673 # Number of HB maps that are committed 4579978Sandreas.hansson@arm.comsystem.cpu.rename.UndoneMaps 6817 # Number of HB maps that are undone due to squashing 4589459Ssaidi@eecs.umich.edusystem.cpu.rename.serializingInsts 41 # count of serializing insts renamed 4599459Ssaidi@eecs.umich.edusystem.cpu.rename.tempSerializingInsts 38 # count of temporary serializing insts renamed 4609978Sandreas.hansson@arm.comsystem.cpu.rename.skidInsts 665 # count of insts added to the skid buffer 4619978Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedLoads 2790 # Number of loads inserted to the mem dependence unit. 4629978Sandreas.hansson@arm.comsystem.cpu.memDep0.insertedStores 1564 # Number of stores inserted to the mem dependence unit. 4639459Ssaidi@eecs.umich.edusystem.cpu.memDep0.conflictingLoads 37 # Number of conflicting loads. 4649729Sandreas.hansson@arm.comsystem.cpu.memDep0.conflictingStores 14 # Number of conflicting stores. 4659978Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsAdded 11171 # Number of instructions added to the IQ (excludes non-spec) 4669459Ssaidi@eecs.umich.edusystem.cpu.iq.iqNonSpecInstsAdded 49 # Number of non-speculative instructions added to the IQ 4679978Sandreas.hansson@arm.comsystem.cpu.iq.iqInstsIssued 8921 # Number of instructions issued 4689978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsIssued 113 # Number of squashed instructions issued 4699978Sandreas.hansson@arm.comsystem.cpu.iq.iqSquashedInstsExamined 5124 # Number of squashed instructions iterated over during squash; mainly for profiling 47010038SAli.Saidi@ARM.comsystem.cpu.iq.iqSquashedOperandsExamined 14241 # Number of squashed operands that are examined and possibly removed from graph 4719459Ssaidi@eecs.umich.edusystem.cpu.iq.iqSquashedNonSpecRemoved 12 # Number of squashed non-spec instructions that were removed 4729978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::samples 13238 # Number of insts issued each cycle 4739978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::mean 0.673893 # Number of insts issued each cycle 4749978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.378375 # Number of insts issued each cycle 4758889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 4769978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::0 9658 72.96% 72.96% # Number of insts issued each cycle 4779978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::1 1314 9.93% 82.88% # Number of insts issued each cycle 4789978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::2 816 6.16% 89.05% # Number of insts issued each cycle 4799978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::3 544 4.11% 93.16% # Number of insts issued each cycle 4809978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::4 456 3.44% 96.60% # Number of insts issued each cycle 4819978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::5 260 1.96% 98.56% # Number of insts issued each cycle 4829978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::6 123 0.93% 99.49% # Number of insts issued each cycle 4839978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::7 55 0.42% 99.91% # Number of insts issued each cycle 4849729Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::8 12 0.09% 100.00% # Number of insts issued each cycle 4858889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 4868889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 4878889Sgeoffrey.blake@arm.comsystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 4889978Sandreas.hansson@arm.comsystem.cpu.iq.issued_per_cycle::total 13238 # Number of insts issued each cycle 4898889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 4909978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntAlu 8 3.57% 3.57% # attempts to use FU when none available 4919978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 3.57% # attempts to use FU when none available 4929978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 3.57% # attempts to use FU when none available 4939978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 3.57% # attempts to use FU when none available 4949978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 3.57% # attempts to use FU when none available 4959978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 3.57% # attempts to use FU when none available 4969978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 3.57% # attempts to use FU when none available 4979978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 3.57% # attempts to use FU when none available 4989978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.57% # attempts to use FU when none available 4999978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 3.57% # attempts to use FU when none available 5009978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.57% # attempts to use FU when none available 5019978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 3.57% # attempts to use FU when none available 5029978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 3.57% # attempts to use FU when none available 5039978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 3.57% # attempts to use FU when none available 5049978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 3.57% # attempts to use FU when none available 5059978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 3.57% # attempts to use FU when none available 5069978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.57% # attempts to use FU when none available 5079978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 3.57% # attempts to use FU when none available 5089978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.57% # attempts to use FU when none available 5099978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.57% # attempts to use FU when none available 5109978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.57% # attempts to use FU when none available 5119978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.57% # attempts to use FU when none available 5129978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.57% # attempts to use FU when none available 5139978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.57% # attempts to use FU when none available 5149978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.57% # attempts to use FU when none available 5159978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.57% # attempts to use FU when none available 5169978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.57% # attempts to use FU when none available 5179978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.57% # attempts to use FU when none available 5189978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.57% # attempts to use FU when none available 5199978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemRead 139 62.05% 65.62% # attempts to use FU when none available 5209978Sandreas.hansson@arm.comsystem.cpu.iq.fu_full::MemWrite 77 34.38% 100.00% # attempts to use FU when none available 5218889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 5228889Sgeoffrey.blake@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 5238889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 5249978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntAlu 5361 60.09% 60.09% # Type of FU issued 5259978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntMult 9 0.10% 60.20% # Type of FU issued 5269978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 60.20% # Type of FU issued 5279978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 0 0.00% 60.20% # Type of FU issued 5289978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 60.20% # Type of FU issued 5299978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 60.20% # Type of FU issued 5309978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 60.20% # Type of FU issued 5319978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 60.20% # Type of FU issued 5329978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 60.20% # Type of FU issued 5339978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 60.20% # Type of FU issued 5349978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 60.20% # Type of FU issued 5359978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 60.20% # Type of FU issued 5369978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 60.20% # Type of FU issued 5379978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 60.20% # Type of FU issued 5389978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 60.20% # Type of FU issued 5399978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 60.20% # Type of FU issued 5409978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 60.20% # Type of FU issued 5419978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 60.20% # Type of FU issued 5429978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 60.20% # Type of FU issued 5439978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 60.20% # Type of FU issued 5449978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 60.20% # Type of FU issued 5459978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 60.20% # Type of FU issued 5469978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 60.20% # Type of FU issued 5479978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 60.20% # Type of FU issued 5489978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 60.20% # Type of FU issued 5499978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 3 0.03% 60.23% # Type of FU issued 5509978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 60.23% # Type of FU issued 5519978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 60.23% # Type of FU issued 5529978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.23% # Type of FU issued 5539978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemRead 2338 26.21% 86.44% # Type of FU issued 5549978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::MemWrite 1210 13.56% 100.00% # Type of FU issued 5558889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 5568889Sgeoffrey.blake@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 5579978Sandreas.hansson@arm.comsystem.cpu.iq.FU_type_0::total 8921 # Type of FU issued 5589978Sandreas.hansson@arm.comsystem.cpu.iq.rate 0.262668 # Inst issue rate 5599978Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_cnt 224 # FU busy when requested 5609978Sandreas.hansson@arm.comsystem.cpu.iq.fu_busy_rate 0.025109 # FU busy rate (busy events/executed inst) 5619978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_reads 31381 # Number of integer instruction queue reads 5629978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_writes 16313 # Number of integer instruction queue writes 5639978Sandreas.hansson@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 8052 # Number of integer instruction queue wakeup accesses 5648889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads 5659322Sandreas.hansson@arm.comsystem.cpu.iq.fp_inst_queue_writes 48 # Number of floating instruction queue writes 5668889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 5679978Sandreas.hansson@arm.comsystem.cpu.iq.int_alu_accesses 9125 # Number of integer alu accesses 5688889Sgeoffrey.blake@arm.comsystem.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses 5699729Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores 5708889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 5719978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1590 # Number of loads squashed 5729312Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 5739729Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 21 # Number of memory ordering violations 5749978Sandreas.hansson@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 626 # Number of stores squashed 5758889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 5768889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 5778889Sgeoffrey.blake@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled 5789348SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked 5798889Sgeoffrey.blake@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 5809797Sandreas.hansson@arm.comsystem.cpu.iew.iewSquashCycles 951 # Number of cycles IEW is squashing 5819797Sandreas.hansson@arm.comsystem.cpu.iew.iewBlockCycles 234 # Number of cycles IEW is blocking 5829978Sandreas.hansson@arm.comsystem.cpu.iew.iewUnblockCycles 17 # Number of cycles IEW is unblocking 5839978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispatchedInsts 11220 # Number of instructions dispatched to IQ 5849978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispSquashedInsts 123 # Number of squashed instructions skipped by dispatch 5859978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispLoadInsts 2790 # Number of dispatched load instructions 5869978Sandreas.hansson@arm.comsystem.cpu.iew.iewDispStoreInsts 1564 # Number of dispatched store instructions 5879459Ssaidi@eecs.umich.edusystem.cpu.iew.iewDispNonSpecInsts 37 # Number of dispatched non-speculative instructions 5889978Sandreas.hansson@arm.comsystem.cpu.iew.iewIQFullEvents 9 # Number of times the IQ has become full, causing a stall 5899285Sandreas.hansson@arm.comsystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 5909729Sandreas.hansson@arm.comsystem.cpu.iew.memOrderViolationEvents 21 # Number of memory order violations 5919620Snilay@cs.wisc.edusystem.cpu.iew.predictedTakenIncorrect 108 # Number of branches that were predicted taken incorrectly 5929797Sandreas.hansson@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 270 # Number of branches that were predicted not taken incorrectly 5939797Sandreas.hansson@arm.comsystem.cpu.iew.branchMispredicts 378 # Number of branch mispredicts detected at execute 5949978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecutedInsts 8523 # Number of executed instructions 5959978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecLoadInsts 2139 # Number of load instructions executed 5969978Sandreas.hansson@arm.comsystem.cpu.iew.iewExecSquashedInsts 398 # Number of squashed instructions skipped in execute 5978889Sgeoffrey.blake@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 5989348SAli.Saidi@ARM.comsystem.cpu.iew.exec_nop 0 # number of nop insts executed 5999978Sandreas.hansson@arm.comsystem.cpu.iew.exec_refs 3299 # number of memory reference insts executed 6009797Sandreas.hansson@arm.comsystem.cpu.iew.exec_branches 1437 # Number of branches executed 6019729Sandreas.hansson@arm.comsystem.cpu.iew.exec_stores 1160 # Number of stores executed 6029978Sandreas.hansson@arm.comsystem.cpu.iew.exec_rate 0.250950 # Inst execution rate 6039978Sandreas.hansson@arm.comsystem.cpu.iew.wb_sent 8226 # cumulative count of insts sent to commit 6049978Sandreas.hansson@arm.comsystem.cpu.iew.wb_count 8068 # cumulative count of insts written-back 6059978Sandreas.hansson@arm.comsystem.cpu.iew.wb_producers 3883 # num instructions producing a value 6069978Sandreas.hansson@arm.comsystem.cpu.iew.wb_consumers 7788 # num instructions consuming a value 6078889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 6089978Sandreas.hansson@arm.comsystem.cpu.iew.wb_rate 0.237553 # insts written-back per cycle 6099978Sandreas.hansson@arm.comsystem.cpu.iew.wb_fanout 0.498588 # average fanout of values written-back 6108889Sgeoffrey.blake@arm.comsystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 6119978Sandreas.hansson@arm.comsystem.cpu.commit.commitSquashedInsts 5496 # The number of squashed insts skipped by commit 6129459Ssaidi@eecs.umich.edusystem.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards 6139620Snilay@cs.wisc.edusystem.cpu.commit.branchMispredicts 327 # The number of times a branch was mispredicted 6149978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::samples 12287 # Number of insts commited each cycle 6159978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::mean 0.466265 # Number of insts commited each cycle 6169978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::stdev 1.297883 # Number of insts commited each cycle 6178889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 6189978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::0 10001 81.39% 81.39% # Number of insts commited each cycle 6199978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::1 1069 8.70% 90.10% # Number of insts commited each cycle 6209978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::2 402 3.27% 93.37% # Number of insts commited each cycle 6219978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::3 263 2.14% 95.51% # Number of insts commited each cycle 6229978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::4 175 1.42% 96.93% # Number of insts commited each cycle 6239978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::5 172 1.40% 98.33% # Number of insts commited each cycle 6249978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::6 49 0.40% 98.73% # Number of insts commited each cycle 6259978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::7 35 0.28% 99.02% # Number of insts commited each cycle 6269978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::8 121 0.98% 100.00% # Number of insts commited each cycle 6278889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 6288889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 6298889Sgeoffrey.blake@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 6309978Sandreas.hansson@arm.comsystem.cpu.commit.committed_per_cycle::total 12287 # Number of insts commited each cycle 6319459Ssaidi@eecs.umich.edusystem.cpu.commit.committedInsts 4591 # Number of instructions committed 6329459Ssaidi@eecs.umich.edusystem.cpu.commit.committedOps 5729 # Number of ops (including micro ops) committed 6338889Sgeoffrey.blake@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 6349459Ssaidi@eecs.umich.edusystem.cpu.commit.refs 2138 # Number of memory references committed 6359459Ssaidi@eecs.umich.edusystem.cpu.commit.loads 1200 # Number of loads committed 6368889Sgeoffrey.blake@arm.comsystem.cpu.commit.membars 12 # Number of memory barriers committed 6379459Ssaidi@eecs.umich.edusystem.cpu.commit.branches 1007 # Number of branches committed 6388889Sgeoffrey.blake@arm.comsystem.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 6399459Ssaidi@eecs.umich.edusystem.cpu.commit.int_insts 4976 # Number of committed integer instructions. 6408889Sgeoffrey.blake@arm.comsystem.cpu.commit.function_calls 82 # Number of function calls committed. 6419978Sandreas.hansson@arm.comsystem.cpu.commit.bw_lim_events 121 # number cycles where commit BW limit reached 6428889Sgeoffrey.blake@arm.comsystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 6439978Sandreas.hansson@arm.comsystem.cpu.rob.rob_reads 23234 # The number of ROB reads 6449978Sandreas.hansson@arm.comsystem.cpu.rob.rob_writes 23415 # The number of ROB writes 6459978Sandreas.hansson@arm.comsystem.cpu.timesIdled 221 # Number of times that the entire CPU went into an idle state and unscheduled itself 6469978Sandreas.hansson@arm.comsystem.cpu.idleCycles 20725 # Total number of cycles that the CPU has spent unscheduled due to idling 6479459Ssaidi@eecs.umich.edusystem.cpu.committedInsts 4591 # Number of Instructions Simulated 6489459Ssaidi@eecs.umich.edusystem.cpu.committedOps 5729 # Number of Ops (including micro ops) Simulated 6499459Ssaidi@eecs.umich.edusystem.cpu.committedInsts_total 4591 # Number of Instructions Simulated 6509978Sandreas.hansson@arm.comsystem.cpu.cpi 7.397735 # CPI: Cycles Per Instruction 6519978Sandreas.hansson@arm.comsystem.cpu.cpi_total 7.397735 # CPI: Total CPI of All Threads 6529978Sandreas.hansson@arm.comsystem.cpu.ipc 0.135177 # IPC: Instructions Per Cycle 6539978Sandreas.hansson@arm.comsystem.cpu.ipc_total 0.135177 # IPC: Total IPC of All Threads 6549978Sandreas.hansson@arm.comsystem.cpu.int_regfile_reads 39210 # number of integer regfile reads 6559978Sandreas.hansson@arm.comsystem.cpu.int_regfile_writes 7985 # number of integer regfile writes 6568889Sgeoffrey.blake@arm.comsystem.cpu.fp_regfile_reads 16 # number of floating regfile reads 65710038SAli.Saidi@ARM.comsystem.cpu.misc_regfile_reads 3239 # number of misc regfile reads 6589459Ssaidi@eecs.umich.edusystem.cpu.misc_regfile_writes 24 # number of misc regfile writes 6599978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.throughput 1643248336 # Throughput (bytes/s) 6609978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 396 # Transaction distribution 6619978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 395 # Transaction distribution 6629729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution 6639729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution 6649978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 580 # Packet count per connected master and slave (bytes) 6659838Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 293 # Packet count per connected master and slave (bytes) 6669978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 873 # Packet count per connected master and slave (bytes) 6679978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18560 # Cumulative packet size per connected master and slave (bytes) 6689838Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 # Cumulative packet size per connected master and slave (bytes) 6699978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.tot_pkt_size::total 27904 # Cumulative packet size per connected master and slave (bytes) 6709978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.data_through_bus 27904 # Total data (bytes) 6719729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) 6729978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 218500 # Layer occupancy (ticks) 6739729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) 6749978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 479750 # Layer occupancy (ticks) 6759978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 2.8 # Layer utilization (%) 6769978Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 229245 # Layer occupancy (ticks) 6779729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) 6789838Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 4 # number of replacements 6799978Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 148.072869 # Cycle average of tags in use 6809978Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 1584 # Total number of references to valid blocks. 6819978Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 290 # Sample count of references to valid blocks. 6829978Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 5.462069 # Average number of references to valid blocks. 6839838Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 6849978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 148.072869 # Average occupied blocks per requestor 6859978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.072301 # Average percentage of cache occupancy 6869978Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.072301 # Average percentage of cache occupancy 68710036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 286 # Occupied blocks per task id 68810036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id 68910036SAli.Saidi@ARM.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 118 # Occupied blocks per task id 69010036SAli.Saidi@ARM.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.139648 # Percentage of cache occupancy per task id 69110036SAli.Saidi@ARM.comsystem.cpu.icache.tags.tag_accesses 4184 # Number of tag accesses 69210036SAli.Saidi@ARM.comsystem.cpu.icache.tags.data_accesses 4184 # Number of data accesses 6939978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1584 # number of ReadReq hits 6949978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 1584 # number of ReadReq hits 6959978Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 1584 # number of demand (read+write) hits 6969978Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 1584 # number of demand (read+write) hits 6979978Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 1584 # number of overall hits 6989978Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 1584 # number of overall hits 6999978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 363 # number of ReadReq misses 7009978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 363 # number of ReadReq misses 7019978Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 363 # number of demand (read+write) misses 7029978Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 363 # number of demand (read+write) misses 7039978Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 363 # number of overall misses 7049978Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 363 # number of overall misses 7059978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 23913500 # number of ReadReq miss cycles 7069978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 23913500 # number of ReadReq miss cycles 7079978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 23913500 # number of demand (read+write) miss cycles 7089978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 23913500 # number of demand (read+write) miss cycles 7099978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 23913500 # number of overall miss cycles 7109978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 23913500 # number of overall miss cycles 7119797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 1947 # number of ReadReq accesses(hits+misses) 7129797Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 1947 # number of ReadReq accesses(hits+misses) 7139797Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 1947 # number of demand (read+write) accesses 7149797Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 1947 # number of demand (read+write) accesses 7159797Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 1947 # number of overall (read+write) accesses 7169797Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 1947 # number of overall (read+write) accesses 7179978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.186441 # miss rate for ReadReq accesses 7189978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.186441 # miss rate for ReadReq accesses 7199978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.186441 # miss rate for demand accesses 7209978Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.186441 # miss rate for demand accesses 7219978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.186441 # miss rate for overall accesses 7229978Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.186441 # miss rate for overall accesses 7239978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65877.410468 # average ReadReq miss latency 7249978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 65877.410468 # average ReadReq miss latency 7259978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency 7269978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 65877.410468 # average overall miss latency 7279978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 65877.410468 # average overall miss latency 7289978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 65877.410468 # average overall miss latency 7299978Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 110 # number of cycles access was blocked 7308889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 7319978Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked 7328889Sgeoffrey.blake@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 7339978Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 55 # average number of cycles each access was blocked 7348983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 7358889Sgeoffrey.blake@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 7368889Sgeoffrey.blake@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 7379729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 73 # number of ReadReq MSHR hits 7389729Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits 7399729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 73 # number of demand (read+write) MSHR hits 7409729Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits 7419729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 73 # number of overall MSHR hits 7429729Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_hits::total 73 # number of overall MSHR hits 7439978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 290 # number of ReadReq MSHR misses 7449978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 290 # number of ReadReq MSHR misses 7459978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 290 # number of demand (read+write) MSHR misses 7469978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 290 # number of demand (read+write) MSHR misses 7479978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses 7489978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 290 # number of overall MSHR misses 7499978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 19169750 # number of ReadReq MSHR miss cycles 7509978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 19169750 # number of ReadReq MSHR miss cycles 7519978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 19169750 # number of demand (read+write) MSHR miss cycles 7529978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 19169750 # number of demand (read+write) MSHR miss cycles 7539978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 19169750 # number of overall MSHR miss cycles 7549978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 19169750 # number of overall MSHR miss cycles 7559978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for ReadReq accesses 7569978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.148947 # mshr miss rate for ReadReq accesses 7579978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for demand accesses 7589978Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.148947 # mshr miss rate for demand accesses 7599978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.148947 # mshr miss rate for overall accesses 7609978Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.148947 # mshr miss rate for overall accesses 7619978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 66102.586207 # average ReadReq mshr miss latency 7629978Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66102.586207 # average ReadReq mshr miss latency 7639978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency 7649978Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency 7659978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 66102.586207 # average overall mshr miss latency 7669978Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 66102.586207 # average overall mshr miss latency 7678889Sgeoffrey.blake@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 7689838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 7699978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 186.546841 # Cycle average of tags in use 7709838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 40 # Total number of references to valid blocks. 7719978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 350 # Sample count of references to valid blocks. 7729978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 0.114286 # Average number of references to valid blocks. 7739838Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 7749978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 139.414103 # Average occupied blocks per requestor 7759978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 47.132739 # Average occupied blocks per requestor 7769978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.004255 # Average percentage of cache occupancy 7779978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.001438 # Average percentage of cache occupancy 7789978Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.005693 # Average percentage of cache occupancy 77910036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 350 # Occupied blocks per task id 78010036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 193 # Occupied blocks per task id 78110036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id 78210036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 # Percentage of cache occupancy per task id 78310036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.tag_accesses 3887 # Number of tag accesses 78410036SAli.Saidi@ARM.comsystem.cpu.l2cache.tags.data_accesses 3887 # Number of data accesses 7859729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits 7869449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.data 20 # number of ReadReq hits 7879729Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 40 # number of ReadReq hits 7889729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits 7899449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.data 20 # number of demand (read+write) hits 7909729Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 40 # number of demand (read+write) hits 7919729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits 7929449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.data 20 # number of overall hits 7939729Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 40 # number of overall hits 7949978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 270 # number of ReadReq misses 7959449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 86 # number of ReadReq misses 7969978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 356 # number of ReadReq misses 7979449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 41 # number of ReadExReq misses 7989449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 41 # number of ReadExReq misses 7999978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 270 # number of demand (read+write) misses 8009449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.data 127 # number of demand (read+write) misses 8019978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 397 # number of demand (read+write) misses 8029978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 270 # number of overall misses 8039449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.data 127 # number of overall misses 8049978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 397 # number of overall misses 8059978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18673250 # number of ReadReq miss cycles 8069978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 6669500 # number of ReadReq miss cycles 8079978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 25342750 # number of ReadReq miss cycles 8089978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2970250 # number of ReadExReq miss cycles 8099978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 2970250 # number of ReadExReq miss cycles 8109978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 18673250 # number of demand (read+write) miss cycles 8119978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 9639750 # number of demand (read+write) miss cycles 8129978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 28313000 # number of demand (read+write) miss cycles 8139978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 18673250 # number of overall miss cycles 8149978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 9639750 # number of overall miss cycles 8159978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 28313000 # number of overall miss cycles 8169978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 290 # number of ReadReq accesses(hits+misses) 8179449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 106 # number of ReadReq accesses(hits+misses) 8189978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 396 # number of ReadReq accesses(hits+misses) 8199449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) 8209449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) 8219978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 290 # number of demand (read+write) accesses 8229449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.data 147 # number of demand (read+write) accesses 8239978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 437 # number of demand (read+write) accesses 8249978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 290 # number of overall (read+write) accesses 8259449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.data 147 # number of overall (read+write) accesses 8269978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 437 # number of overall (read+write) accesses 8279978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.931034 # miss rate for ReadReq accesses 8289449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.811321 # miss rate for ReadReq accesses 8299978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.898990 # miss rate for ReadReq accesses 8309449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 8319449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 8329978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.931034 # miss rate for demand accesses 8339449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 # miss rate for demand accesses 8349978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.908467 # miss rate for demand accesses 8359978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.931034 # miss rate for overall accesses 8369449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 # miss rate for overall accesses 8379978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.908467 # miss rate for overall accesses 8389978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69160.185185 # average ReadReq miss latency 8399978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77552.325581 # average ReadReq miss latency 8409978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 71187.500000 # average ReadReq miss latency 8419978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72445.121951 # average ReadExReq miss latency 8429978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 72445.121951 # average ReadExReq miss latency 8439978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency 8449978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency 8459978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 71317.380353 # average overall miss latency 8469978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69160.185185 # average overall miss latency 8479978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 75903.543307 # average overall miss latency 8489978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 71317.380353 # average overall miss latency 8499449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 8509449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 8519449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 8529449SAli.Saidi@ARM.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 8539449SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 8549449SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 8559449SAli.Saidi@ARM.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 8569449SAli.Saidi@ARM.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 8579449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::cpu.data 5 # number of ReadReq MSHR hits 8589449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits 8599449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits 8609449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits 8619449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits 8629449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits 8639978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 270 # number of ReadReq MSHR misses 8649449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 81 # number of ReadReq MSHR misses 8659978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 351 # number of ReadReq MSHR misses 8669449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 41 # number of ReadExReq MSHR misses 8679449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 41 # number of ReadExReq MSHR misses 8689978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 270 # number of demand (read+write) MSHR misses 8699449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 122 # number of demand (read+write) MSHR misses 8709978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 392 # number of demand (read+write) MSHR misses 8719978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 270 # number of overall MSHR misses 8729449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 122 # number of overall MSHR misses 8739978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 392 # number of overall MSHR misses 8749978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15282750 # number of ReadReq MSHR miss cycles 8759978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 5380500 # number of ReadReq MSHR miss cycles 8769978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 20663250 # number of ReadReq MSHR miss cycles 8779978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2466250 # number of ReadExReq MSHR miss cycles 8789978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2466250 # number of ReadExReq MSHR miss cycles 8799978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 15282750 # number of demand (read+write) MSHR miss cycles 8809978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7846750 # number of demand (read+write) MSHR miss cycles 8819978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 23129500 # number of demand (read+write) MSHR miss cycles 8829978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 15282750 # number of overall MSHR miss cycles 8839978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7846750 # number of overall MSHR miss cycles 8849978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 23129500 # number of overall MSHR miss cycles 8859978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for ReadReq accesses 8869449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.764151 # mshr miss rate for ReadReq accesses 8879978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.886364 # mshr miss rate for ReadReq accesses 8889449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 8899449SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 8909978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for demand accesses 8919449SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for demand accesses 8929978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.897025 # mshr miss rate for demand accesses 8939978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.931034 # mshr miss rate for overall accesses 8949449SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.829932 # mshr miss rate for overall accesses 8959978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.897025 # mshr miss rate for overall accesses 8969978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56602.777778 # average ReadReq mshr miss latency 8979978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66425.925926 # average ReadReq mshr miss latency 8989978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58869.658120 # average ReadReq mshr miss latency 8999978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60152.439024 # average ReadExReq mshr miss latency 9009978Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60152.439024 # average ReadExReq mshr miss latency 9019978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency 9029978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency 9039978Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency 9049978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56602.777778 # average overall mshr miss latency 9059978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64317.622951 # average overall mshr miss latency 9069978Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 59003.826531 # average overall mshr miss latency 9079449SAli.Saidi@ARM.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 9089838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 9099978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 87.464066 # Cycle average of tags in use 9109978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 2394 # Total number of references to valid blocks. 9119838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 146 # Sample count of references to valid blocks. 9129978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 16.397260 # Average number of references to valid blocks. 9139838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 9149978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 87.464066 # Average occupied blocks per requestor 9159978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.021354 # Average percentage of cache occupancy 9169978Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.021354 # Average percentage of cache occupancy 91710036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 146 # Occupied blocks per task id 91810036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id 91910036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id 92010036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 # Percentage of cache occupancy per task id 92110036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.tag_accesses 5930 # Number of tag accesses 92210036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.data_accesses 5930 # Number of data accesses 9239978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1767 # number of ReadReq hits 9249978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 1767 # number of ReadReq hits 9259348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::cpu.data 606 # number of WriteReq hits 9269348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::total 606 # number of WriteReq hits 9279797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 10 # number of LoadLockedReq hits 9289797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 10 # number of LoadLockedReq hits 9299459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits 9309459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits 9319978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 2373 # number of demand (read+write) hits 9329978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 2373 # number of demand (read+write) hits 9339978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 2373 # number of overall hits 9349978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 2373 # number of overall hits 9359978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 189 # number of ReadReq misses 9369978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 189 # number of ReadReq misses 9379348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::cpu.data 307 # number of WriteReq misses 9389348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::total 307 # number of WriteReq misses 9398889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 9408889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 9419978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 496 # number of demand (read+write) misses 9429978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 496 # number of demand (read+write) misses 9439978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 496 # number of overall misses 9449978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 496 # number of overall misses 9459978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 11356993 # number of ReadReq miss cycles 9469978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 11356993 # number of ReadReq miss cycles 9479978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 19957500 # number of WriteReq miss cycles 9489978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 19957500 # number of WriteReq miss cycles 9499797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 130000 # number of LoadLockedReq miss cycles 9509797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 130000 # number of LoadLockedReq miss cycles 9519978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 31314493 # number of demand (read+write) miss cycles 9529978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 31314493 # number of demand (read+write) miss cycles 9539978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 31314493 # number of overall miss cycles 9549978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 31314493 # number of overall miss cycles 9559978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1956 # number of ReadReq accesses(hits+misses) 9569978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1956 # number of ReadReq accesses(hits+misses) 9578889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) 9588889Sgeoffrey.blake@arm.comsystem.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) 9599797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 12 # number of LoadLockedReq accesses(hits+misses) 9609797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 12 # number of LoadLockedReq accesses(hits+misses) 9619459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) 9629459Ssaidi@eecs.umich.edusystem.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) 9639978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2869 # number of demand (read+write) accesses 9649978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 2869 # number of demand (read+write) accesses 9659978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2869 # number of overall (read+write) accesses 9669978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 2869 # number of overall (read+write) accesses 9679978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.096626 # miss rate for ReadReq accesses 9689978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.096626 # miss rate for ReadReq accesses 9699348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.336254 # miss rate for WriteReq accesses 9709348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.336254 # miss rate for WriteReq accesses 9719797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 # miss rate for LoadLockedReq accesses 9729797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 # miss rate for LoadLockedReq accesses 9739978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.172883 # miss rate for demand accesses 9749978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.172883 # miss rate for demand accesses 9759978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.172883 # miss rate for overall accesses 9769978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.172883 # miss rate for overall accesses 9779978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60089.910053 # average ReadReq miss latency 9789978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 60089.910053 # average ReadReq miss latency 9799978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65008.143322 # average WriteReq miss latency 9809978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 65008.143322 # average WriteReq miss latency 9819797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65000 # average LoadLockedReq miss latency 9829797Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65000 # average LoadLockedReq miss latency 9839978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency 9849978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 63134.058468 # average overall miss latency 9859978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 63134.058468 # average overall miss latency 9869978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 63134.058468 # average overall miss latency 9879797Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 98 # number of cycles access was blocked 9888889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 9899348SAli.Saidi@ARM.comsystem.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked 9908889Sgeoffrey.blake@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 9919797Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 32.666667 # average number of cycles each access was blocked 9928983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 9938889Sgeoffrey.blake@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 9948889Sgeoffrey.blake@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 9959978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 83 # number of ReadReq MSHR hits 9969978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 83 # number of ReadReq MSHR hits 9979348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 266 # number of WriteReq MSHR hits 9989348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::total 266 # number of WriteReq MSHR hits 9998889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 10008889Sgeoffrey.blake@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 10019978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 349 # number of demand (read+write) MSHR hits 10029978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 349 # number of demand (read+write) MSHR hits 10039978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 349 # number of overall MSHR hits 10049978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 349 # number of overall MSHR hits 10059322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 106 # number of ReadReq MSHR misses 10069322Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 106 # number of ReadReq MSHR misses 10079348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses 10089348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses 10099348SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 147 # number of demand (read+write) MSHR misses 10109348SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::total 147 # number of demand (read+write) MSHR misses 10119348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 147 # number of overall MSHR misses 10129348SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::total 147 # number of overall MSHR misses 10139978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6979505 # number of ReadReq MSHR miss cycles 10149978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 6979505 # number of ReadReq MSHR miss cycles 10159978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3012250 # number of WriteReq MSHR miss cycles 10169978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 3012250 # number of WriteReq MSHR miss cycles 10179978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 9991755 # number of demand (read+write) MSHR miss cycles 10189978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 9991755 # number of demand (read+write) MSHR miss cycles 10199978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 9991755 # number of overall MSHR miss cycles 10209978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 9991755 # number of overall MSHR miss cycles 10219978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054192 # mshr miss rate for ReadReq accesses 10229978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054192 # mshr miss rate for ReadReq accesses 10239348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses 10249348SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses 10259978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for demand accesses 10269978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.051237 # mshr miss rate for demand accesses 10279978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.051237 # mshr miss rate for overall accesses 10289978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.051237 # mshr miss rate for overall accesses 10299978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65844.386792 # average ReadReq mshr miss latency 10309978Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65844.386792 # average ReadReq mshr miss latency 10319978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73469.512195 # average WriteReq mshr miss latency 10329978Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73469.512195 # average WriteReq mshr miss latency 10339978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency 10349978Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency 10359978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67971.122449 # average overall mshr miss latency 10369978Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 67971.122449 # average overall mshr miss latency 10378889Sgeoffrey.blake@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 10388889Sgeoffrey.blake@arm.com 10398889Sgeoffrey.blake@arm.com---------- End Simulation Statistics ---------- 1040