stats.txt revision 10036
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.000033 # Number of seconds simulated 4sim_ticks 32544000 # Number of ticks simulated 5final_tick 32544000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 61527 # Simulator instruction rate (inst/s) 8host_op_rate 61510 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 313188739 # Simulator tick rate (ticks/s) 10host_mem_usage 228704 # Number of bytes of host memory used 11host_seconds 0.10 # Real time elapsed on the host 12sim_insts 6390 # Number of instructions simulated 13sim_ops 6390 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 10752 # Number of bytes read from this memory 18system.physmem.bytes_read::total 28544 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 17792 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 17792 # Number of instructions bytes read from this memory 21system.physmem.num_reads::cpu.inst 278 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 446 # Number of read requests responded to by this memory 24system.physmem.bw_read::cpu.inst 546705998 # Total read bandwidth from this memory (bytes/s) 25system.physmem.bw_read::cpu.data 330383481 # Total read bandwidth from this memory (bytes/s) 26system.physmem.bw_read::total 877089479 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_inst_read::cpu.inst 546705998 # Instruction read bandwidth from this memory (bytes/s) 28system.physmem.bw_inst_read::total 546705998 # Instruction read bandwidth from this memory (bytes/s) 29system.physmem.bw_total::cpu.inst 546705998 # Total bandwidth to/from this memory (bytes/s) 30system.physmem.bw_total::cpu.data 330383481 # Total bandwidth to/from this memory (bytes/s) 31system.physmem.bw_total::total 877089479 # Total bandwidth to/from this memory (bytes/s) 32system.membus.throughput 877089479 # Throughput (bytes/s) 33system.membus.trans_dist::ReadReq 373 # Transaction distribution 34system.membus.trans_dist::ReadResp 373 # Transaction distribution 35system.membus.trans_dist::ReadExReq 73 # Transaction distribution 36system.membus.trans_dist::ReadExResp 73 # Transaction distribution 37system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 892 # Packet count per connected master and slave (bytes) 38system.membus.pkt_count::total 892 # Packet count per connected master and slave (bytes) 39system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 28544 # Cumulative packet size per connected master and slave (bytes) 40system.membus.tot_pkt_size::total 28544 # Cumulative packet size per connected master and slave (bytes) 41system.membus.data_through_bus 28544 # Total data (bytes) 42system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 43system.membus.reqLayer0.occupancy 446000 # Layer occupancy (ticks) 44system.membus.reqLayer0.utilization 1.4 # Layer utilization (%) 45system.membus.respLayer1.occupancy 4014000 # Layer occupancy (ticks) 46system.membus.respLayer1.utilization 12.3 # Layer utilization (%) 47system.cpu_clk_domain.clock 500 # Clock period in ticks 48system.cpu.dtb.fetch_hits 0 # ITB hits 49system.cpu.dtb.fetch_misses 0 # ITB misses 50system.cpu.dtb.fetch_acv 0 # ITB acv 51system.cpu.dtb.fetch_accesses 0 # ITB accesses 52system.cpu.dtb.read_hits 1183 # DTB read hits 53system.cpu.dtb.read_misses 7 # DTB read misses 54system.cpu.dtb.read_acv 0 # DTB read access violations 55system.cpu.dtb.read_accesses 1190 # DTB read accesses 56system.cpu.dtb.write_hits 865 # DTB write hits 57system.cpu.dtb.write_misses 3 # DTB write misses 58system.cpu.dtb.write_acv 0 # DTB write access violations 59system.cpu.dtb.write_accesses 868 # DTB write accesses 60system.cpu.dtb.data_hits 2048 # DTB hits 61system.cpu.dtb.data_misses 10 # DTB misses 62system.cpu.dtb.data_acv 0 # DTB access violations 63system.cpu.dtb.data_accesses 2058 # DTB accesses 64system.cpu.itb.fetch_hits 6401 # ITB hits 65system.cpu.itb.fetch_misses 17 # ITB misses 66system.cpu.itb.fetch_acv 0 # ITB acv 67system.cpu.itb.fetch_accesses 6418 # ITB accesses 68system.cpu.itb.read_hits 0 # DTB read hits 69system.cpu.itb.read_misses 0 # DTB read misses 70system.cpu.itb.read_acv 0 # DTB read access violations 71system.cpu.itb.read_accesses 0 # DTB read accesses 72system.cpu.itb.write_hits 0 # DTB write hits 73system.cpu.itb.write_misses 0 # DTB write misses 74system.cpu.itb.write_acv 0 # DTB write access violations 75system.cpu.itb.write_accesses 0 # DTB write accesses 76system.cpu.itb.data_hits 0 # DTB hits 77system.cpu.itb.data_misses 0 # DTB misses 78system.cpu.itb.data_acv 0 # DTB access violations 79system.cpu.itb.data_accesses 0 # DTB accesses 80system.cpu.workload.num_syscalls 17 # Number of system calls 81system.cpu.numCycles 65088 # number of cpu cycles simulated 82system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 83system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 84system.cpu.committedInsts 6390 # Number of instructions committed 85system.cpu.committedOps 6390 # Number of ops (including micro ops) committed 86system.cpu.num_int_alu_accesses 6317 # Number of integer alu accesses 87system.cpu.num_fp_alu_accesses 10 # Number of float alu accesses 88system.cpu.num_func_calls 251 # number of times a function call or return occured 89system.cpu.num_conditional_control_insts 749 # number of instructions that are conditional controls 90system.cpu.num_int_insts 6317 # number of integer instructions 91system.cpu.num_fp_insts 10 # number of float instructions 92system.cpu.num_int_register_reads 8285 # number of times the integer registers were read 93system.cpu.num_int_register_writes 4568 # number of times the integer registers were written 94system.cpu.num_fp_register_reads 8 # number of times the floating registers were read 95system.cpu.num_fp_register_writes 2 # number of times the floating registers were written 96system.cpu.num_mem_refs 2058 # number of memory refs 97system.cpu.num_load_insts 1190 # Number of load instructions 98system.cpu.num_store_insts 868 # Number of store instructions 99system.cpu.num_idle_cycles 0 # Number of idle cycles 100system.cpu.num_busy_cycles 65088 # Number of busy cycles 101system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 102system.cpu.idle_fraction 0 # Percentage of idle cycles 103system.cpu.icache.tags.replacements 0 # number of replacements 104system.cpu.icache.tags.tagsinuse 127.998991 # Cycle average of tags in use 105system.cpu.icache.tags.total_refs 6122 # Total number of references to valid blocks. 106system.cpu.icache.tags.sampled_refs 279 # Sample count of references to valid blocks. 107system.cpu.icache.tags.avg_refs 21.942652 # Average number of references to valid blocks. 108system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 109system.cpu.icache.tags.occ_blocks::cpu.inst 127.998991 # Average occupied blocks per requestor 110system.cpu.icache.tags.occ_percent::cpu.inst 0.062500 # Average percentage of cache occupancy 111system.cpu.icache.tags.occ_percent::total 0.062500 # Average percentage of cache occupancy 112system.cpu.icache.tags.occ_task_id_blocks::1024 279 # Occupied blocks per task id 113system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id 114system.cpu.icache.tags.age_task_id_blocks_1024::1 176 # Occupied blocks per task id 115system.cpu.icache.tags.occ_task_id_percent::1024 0.136230 # Percentage of cache occupancy per task id 116system.cpu.icache.tags.tag_accesses 13081 # Number of tag accesses 117system.cpu.icache.tags.data_accesses 13081 # Number of data accesses 118system.cpu.icache.ReadReq_hits::cpu.inst 6122 # number of ReadReq hits 119system.cpu.icache.ReadReq_hits::total 6122 # number of ReadReq hits 120system.cpu.icache.demand_hits::cpu.inst 6122 # number of demand (read+write) hits 121system.cpu.icache.demand_hits::total 6122 # number of demand (read+write) hits 122system.cpu.icache.overall_hits::cpu.inst 6122 # number of overall hits 123system.cpu.icache.overall_hits::total 6122 # number of overall hits 124system.cpu.icache.ReadReq_misses::cpu.inst 279 # number of ReadReq misses 125system.cpu.icache.ReadReq_misses::total 279 # number of ReadReq misses 126system.cpu.icache.demand_misses::cpu.inst 279 # number of demand (read+write) misses 127system.cpu.icache.demand_misses::total 279 # number of demand (read+write) misses 128system.cpu.icache.overall_misses::cpu.inst 279 # number of overall misses 129system.cpu.icache.overall_misses::total 279 # number of overall misses 130system.cpu.icache.ReadReq_miss_latency::cpu.inst 15303000 # number of ReadReq miss cycles 131system.cpu.icache.ReadReq_miss_latency::total 15303000 # number of ReadReq miss cycles 132system.cpu.icache.demand_miss_latency::cpu.inst 15303000 # number of demand (read+write) miss cycles 133system.cpu.icache.demand_miss_latency::total 15303000 # number of demand (read+write) miss cycles 134system.cpu.icache.overall_miss_latency::cpu.inst 15303000 # number of overall miss cycles 135system.cpu.icache.overall_miss_latency::total 15303000 # number of overall miss cycles 136system.cpu.icache.ReadReq_accesses::cpu.inst 6401 # number of ReadReq accesses(hits+misses) 137system.cpu.icache.ReadReq_accesses::total 6401 # number of ReadReq accesses(hits+misses) 138system.cpu.icache.demand_accesses::cpu.inst 6401 # number of demand (read+write) accesses 139system.cpu.icache.demand_accesses::total 6401 # number of demand (read+write) accesses 140system.cpu.icache.overall_accesses::cpu.inst 6401 # number of overall (read+write) accesses 141system.cpu.icache.overall_accesses::total 6401 # number of overall (read+write) accesses 142system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.043587 # miss rate for ReadReq accesses 143system.cpu.icache.ReadReq_miss_rate::total 0.043587 # miss rate for ReadReq accesses 144system.cpu.icache.demand_miss_rate::cpu.inst 0.043587 # miss rate for demand accesses 145system.cpu.icache.demand_miss_rate::total 0.043587 # miss rate for demand accesses 146system.cpu.icache.overall_miss_rate::cpu.inst 0.043587 # miss rate for overall accesses 147system.cpu.icache.overall_miss_rate::total 0.043587 # miss rate for overall accesses 148system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54849.462366 # average ReadReq miss latency 149system.cpu.icache.ReadReq_avg_miss_latency::total 54849.462366 # average ReadReq miss latency 150system.cpu.icache.demand_avg_miss_latency::cpu.inst 54849.462366 # average overall miss latency 151system.cpu.icache.demand_avg_miss_latency::total 54849.462366 # average overall miss latency 152system.cpu.icache.overall_avg_miss_latency::cpu.inst 54849.462366 # average overall miss latency 153system.cpu.icache.overall_avg_miss_latency::total 54849.462366 # average overall miss latency 154system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 155system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 156system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 157system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 158system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 159system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 160system.cpu.icache.fast_writes 0 # number of fast writes performed 161system.cpu.icache.cache_copies 0 # number of cache copies performed 162system.cpu.icache.ReadReq_mshr_misses::cpu.inst 279 # number of ReadReq MSHR misses 163system.cpu.icache.ReadReq_mshr_misses::total 279 # number of ReadReq MSHR misses 164system.cpu.icache.demand_mshr_misses::cpu.inst 279 # number of demand (read+write) MSHR misses 165system.cpu.icache.demand_mshr_misses::total 279 # number of demand (read+write) MSHR misses 166system.cpu.icache.overall_mshr_misses::cpu.inst 279 # number of overall MSHR misses 167system.cpu.icache.overall_mshr_misses::total 279 # number of overall MSHR misses 168system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14745000 # number of ReadReq MSHR miss cycles 169system.cpu.icache.ReadReq_mshr_miss_latency::total 14745000 # number of ReadReq MSHR miss cycles 170system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14745000 # number of demand (read+write) MSHR miss cycles 171system.cpu.icache.demand_mshr_miss_latency::total 14745000 # number of demand (read+write) MSHR miss cycles 172system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14745000 # number of overall MSHR miss cycles 173system.cpu.icache.overall_mshr_miss_latency::total 14745000 # number of overall MSHR miss cycles 174system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.043587 # mshr miss rate for ReadReq accesses 175system.cpu.icache.ReadReq_mshr_miss_rate::total 0.043587 # mshr miss rate for ReadReq accesses 176system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.043587 # mshr miss rate for demand accesses 177system.cpu.icache.demand_mshr_miss_rate::total 0.043587 # mshr miss rate for demand accesses 178system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.043587 # mshr miss rate for overall accesses 179system.cpu.icache.overall_mshr_miss_rate::total 0.043587 # mshr miss rate for overall accesses 180system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52849.462366 # average ReadReq mshr miss latency 181system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52849.462366 # average ReadReq mshr miss latency 182system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52849.462366 # average overall mshr miss latency 183system.cpu.icache.demand_avg_mshr_miss_latency::total 52849.462366 # average overall mshr miss latency 184system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52849.462366 # average overall mshr miss latency 185system.cpu.icache.overall_avg_mshr_miss_latency::total 52849.462366 # average overall mshr miss latency 186system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 187system.cpu.l2cache.tags.replacements 0 # number of replacements 188system.cpu.l2cache.tags.tagsinuse 184.497210 # Cycle average of tags in use 189system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. 190system.cpu.l2cache.tags.sampled_refs 373 # Sample count of references to valid blocks. 191system.cpu.l2cache.tags.avg_refs 0.002681 # Average number of references to valid blocks. 192system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 193system.cpu.l2cache.tags.occ_blocks::cpu.inst 128.017765 # Average occupied blocks per requestor 194system.cpu.l2cache.tags.occ_blocks::cpu.data 56.479444 # Average occupied blocks per requestor 195system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003907 # Average percentage of cache occupancy 196system.cpu.l2cache.tags.occ_percent::cpu.data 0.001724 # Average percentage of cache occupancy 197system.cpu.l2cache.tags.occ_percent::total 0.005630 # Average percentage of cache occupancy 198system.cpu.l2cache.tags.occ_task_id_blocks::1024 373 # Occupied blocks per task id 199system.cpu.l2cache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id 200system.cpu.l2cache.tags.age_task_id_blocks_1024::1 251 # Occupied blocks per task id 201system.cpu.l2cache.tags.occ_task_id_percent::1024 0.011383 # Percentage of cache occupancy per task id 202system.cpu.l2cache.tags.tag_accesses 4022 # Number of tag accesses 203system.cpu.l2cache.tags.data_accesses 4022 # Number of data accesses 204system.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 205system.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 206system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 207system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 208system.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 209system.cpu.l2cache.overall_hits::total 1 # number of overall hits 210system.cpu.l2cache.ReadReq_misses::cpu.inst 278 # number of ReadReq misses 211system.cpu.l2cache.ReadReq_misses::cpu.data 95 # number of ReadReq misses 212system.cpu.l2cache.ReadReq_misses::total 373 # number of ReadReq misses 213system.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses 214system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses 215system.cpu.l2cache.demand_misses::cpu.inst 278 # number of demand (read+write) misses 216system.cpu.l2cache.demand_misses::cpu.data 168 # number of demand (read+write) misses 217system.cpu.l2cache.demand_misses::total 446 # number of demand (read+write) misses 218system.cpu.l2cache.overall_misses::cpu.inst 278 # number of overall misses 219system.cpu.l2cache.overall_misses::cpu.data 168 # number of overall misses 220system.cpu.l2cache.overall_misses::total 446 # number of overall misses 221system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 14456000 # number of ReadReq miss cycles 222system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4940000 # number of ReadReq miss cycles 223system.cpu.l2cache.ReadReq_miss_latency::total 19396000 # number of ReadReq miss cycles 224system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3796000 # number of ReadExReq miss cycles 225system.cpu.l2cache.ReadExReq_miss_latency::total 3796000 # number of ReadExReq miss cycles 226system.cpu.l2cache.demand_miss_latency::cpu.inst 14456000 # number of demand (read+write) miss cycles 227system.cpu.l2cache.demand_miss_latency::cpu.data 8736000 # number of demand (read+write) miss cycles 228system.cpu.l2cache.demand_miss_latency::total 23192000 # number of demand (read+write) miss cycles 229system.cpu.l2cache.overall_miss_latency::cpu.inst 14456000 # number of overall miss cycles 230system.cpu.l2cache.overall_miss_latency::cpu.data 8736000 # number of overall miss cycles 231system.cpu.l2cache.overall_miss_latency::total 23192000 # number of overall miss cycles 232system.cpu.l2cache.ReadReq_accesses::cpu.inst 279 # number of ReadReq accesses(hits+misses) 233system.cpu.l2cache.ReadReq_accesses::cpu.data 95 # number of ReadReq accesses(hits+misses) 234system.cpu.l2cache.ReadReq_accesses::total 374 # number of ReadReq accesses(hits+misses) 235system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) 236system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) 237system.cpu.l2cache.demand_accesses::cpu.inst 279 # number of demand (read+write) accesses 238system.cpu.l2cache.demand_accesses::cpu.data 168 # number of demand (read+write) accesses 239system.cpu.l2cache.demand_accesses::total 447 # number of demand (read+write) accesses 240system.cpu.l2cache.overall_accesses::cpu.inst 279 # number of overall (read+write) accesses 241system.cpu.l2cache.overall_accesses::cpu.data 168 # number of overall (read+write) accesses 242system.cpu.l2cache.overall_accesses::total 447 # number of overall (read+write) accesses 243system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996416 # miss rate for ReadReq accesses 244system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 245system.cpu.l2cache.ReadReq_miss_rate::total 0.997326 # miss rate for ReadReq accesses 246system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 247system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 248system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996416 # miss rate for demand accesses 249system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 250system.cpu.l2cache.demand_miss_rate::total 0.997763 # miss rate for demand accesses 251system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996416 # miss rate for overall accesses 252system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 253system.cpu.l2cache.overall_miss_rate::total 0.997763 # miss rate for overall accesses 254system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency 255system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency 256system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency 257system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency 258system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency 259system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency 260system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency 261system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency 262system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency 263system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency 264system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency 265system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 266system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 267system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 268system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 269system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 270system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 271system.cpu.l2cache.fast_writes 0 # number of fast writes performed 272system.cpu.l2cache.cache_copies 0 # number of cache copies performed 273system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 278 # number of ReadReq MSHR misses 274system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses 275system.cpu.l2cache.ReadReq_mshr_misses::total 373 # number of ReadReq MSHR misses 276system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses 277system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses 278system.cpu.l2cache.demand_mshr_misses::cpu.inst 278 # number of demand (read+write) MSHR misses 279system.cpu.l2cache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses 280system.cpu.l2cache.demand_mshr_misses::total 446 # number of demand (read+write) MSHR misses 281system.cpu.l2cache.overall_mshr_misses::cpu.inst 278 # number of overall MSHR misses 282system.cpu.l2cache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses 283system.cpu.l2cache.overall_mshr_misses::total 446 # number of overall MSHR misses 284system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 11120000 # number of ReadReq MSHR miss cycles 285system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3800000 # number of ReadReq MSHR miss cycles 286system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14920000 # number of ReadReq MSHR miss cycles 287system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2920000 # number of ReadExReq MSHR miss cycles 288system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2920000 # number of ReadExReq MSHR miss cycles 289system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11120000 # number of demand (read+write) MSHR miss cycles 290system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6720000 # number of demand (read+write) MSHR miss cycles 291system.cpu.l2cache.demand_mshr_miss_latency::total 17840000 # number of demand (read+write) MSHR miss cycles 292system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11120000 # number of overall MSHR miss cycles 293system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6720000 # number of overall MSHR miss cycles 294system.cpu.l2cache.overall_mshr_miss_latency::total 17840000 # number of overall MSHR miss cycles 295system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for ReadReq accesses 296system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 297system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997326 # mshr miss rate for ReadReq accesses 298system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 299system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 300system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for demand accesses 301system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 302system.cpu.l2cache.demand_mshr_miss_rate::total 0.997763 # mshr miss rate for demand accesses 303system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for overall accesses 304system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 305system.cpu.l2cache.overall_mshr_miss_rate::total 0.997763 # mshr miss rate for overall accesses 306system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency 307system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency 308system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency 309system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency 310system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency 311system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency 312system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 313system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency 314system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency 315system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency 316system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency 317system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 318system.cpu.dcache.tags.replacements 0 # number of replacements 319system.cpu.dcache.tags.tagsinuse 103.762109 # Cycle average of tags in use 320system.cpu.dcache.tags.total_refs 1880 # Total number of references to valid blocks. 321system.cpu.dcache.tags.sampled_refs 168 # Sample count of references to valid blocks. 322system.cpu.dcache.tags.avg_refs 11.190476 # Average number of references to valid blocks. 323system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 324system.cpu.dcache.tags.occ_blocks::cpu.data 103.762109 # Average occupied blocks per requestor 325system.cpu.dcache.tags.occ_percent::cpu.data 0.025333 # Average percentage of cache occupancy 326system.cpu.dcache.tags.occ_percent::total 0.025333 # Average percentage of cache occupancy 327system.cpu.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id 328system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id 329system.cpu.dcache.tags.age_task_id_blocks_1024::1 141 # Occupied blocks per task id 330system.cpu.dcache.tags.occ_task_id_percent::1024 0.041016 # Percentage of cache occupancy per task id 331system.cpu.dcache.tags.tag_accesses 4264 # Number of tag accesses 332system.cpu.dcache.tags.data_accesses 4264 # Number of data accesses 333system.cpu.dcache.ReadReq_hits::cpu.data 1088 # number of ReadReq hits 334system.cpu.dcache.ReadReq_hits::total 1088 # number of ReadReq hits 335system.cpu.dcache.WriteReq_hits::cpu.data 792 # number of WriteReq hits 336system.cpu.dcache.WriteReq_hits::total 792 # number of WriteReq hits 337system.cpu.dcache.demand_hits::cpu.data 1880 # number of demand (read+write) hits 338system.cpu.dcache.demand_hits::total 1880 # number of demand (read+write) hits 339system.cpu.dcache.overall_hits::cpu.data 1880 # number of overall hits 340system.cpu.dcache.overall_hits::total 1880 # number of overall hits 341system.cpu.dcache.ReadReq_misses::cpu.data 95 # number of ReadReq misses 342system.cpu.dcache.ReadReq_misses::total 95 # number of ReadReq misses 343system.cpu.dcache.WriteReq_misses::cpu.data 73 # number of WriteReq misses 344system.cpu.dcache.WriteReq_misses::total 73 # number of WriteReq misses 345system.cpu.dcache.demand_misses::cpu.data 168 # number of demand (read+write) misses 346system.cpu.dcache.demand_misses::total 168 # number of demand (read+write) misses 347system.cpu.dcache.overall_misses::cpu.data 168 # number of overall misses 348system.cpu.dcache.overall_misses::total 168 # number of overall misses 349system.cpu.dcache.ReadReq_miss_latency::cpu.data 5225000 # number of ReadReq miss cycles 350system.cpu.dcache.ReadReq_miss_latency::total 5225000 # number of ReadReq miss cycles 351system.cpu.dcache.WriteReq_miss_latency::cpu.data 4015000 # number of WriteReq miss cycles 352system.cpu.dcache.WriteReq_miss_latency::total 4015000 # number of WriteReq miss cycles 353system.cpu.dcache.demand_miss_latency::cpu.data 9240000 # number of demand (read+write) miss cycles 354system.cpu.dcache.demand_miss_latency::total 9240000 # number of demand (read+write) miss cycles 355system.cpu.dcache.overall_miss_latency::cpu.data 9240000 # number of overall miss cycles 356system.cpu.dcache.overall_miss_latency::total 9240000 # number of overall miss cycles 357system.cpu.dcache.ReadReq_accesses::cpu.data 1183 # number of ReadReq accesses(hits+misses) 358system.cpu.dcache.ReadReq_accesses::total 1183 # number of ReadReq accesses(hits+misses) 359system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 360system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 361system.cpu.dcache.demand_accesses::cpu.data 2048 # number of demand (read+write) accesses 362system.cpu.dcache.demand_accesses::total 2048 # number of demand (read+write) accesses 363system.cpu.dcache.overall_accesses::cpu.data 2048 # number of overall (read+write) accesses 364system.cpu.dcache.overall_accesses::total 2048 # number of overall (read+write) accesses 365system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.080304 # miss rate for ReadReq accesses 366system.cpu.dcache.ReadReq_miss_rate::total 0.080304 # miss rate for ReadReq accesses 367system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.084393 # miss rate for WriteReq accesses 368system.cpu.dcache.WriteReq_miss_rate::total 0.084393 # miss rate for WriteReq accesses 369system.cpu.dcache.demand_miss_rate::cpu.data 0.082031 # miss rate for demand accesses 370system.cpu.dcache.demand_miss_rate::total 0.082031 # miss rate for demand accesses 371system.cpu.dcache.overall_miss_rate::cpu.data 0.082031 # miss rate for overall accesses 372system.cpu.dcache.overall_miss_rate::total 0.082031 # miss rate for overall accesses 373system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55000 # average ReadReq miss latency 374system.cpu.dcache.ReadReq_avg_miss_latency::total 55000 # average ReadReq miss latency 375system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55000 # average WriteReq miss latency 376system.cpu.dcache.WriteReq_avg_miss_latency::total 55000 # average WriteReq miss latency 377system.cpu.dcache.demand_avg_miss_latency::cpu.data 55000 # average overall miss latency 378system.cpu.dcache.demand_avg_miss_latency::total 55000 # average overall miss latency 379system.cpu.dcache.overall_avg_miss_latency::cpu.data 55000 # average overall miss latency 380system.cpu.dcache.overall_avg_miss_latency::total 55000 # average overall miss latency 381system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 382system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 383system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 384system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 385system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 386system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 387system.cpu.dcache.fast_writes 0 # number of fast writes performed 388system.cpu.dcache.cache_copies 0 # number of cache copies performed 389system.cpu.dcache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses 390system.cpu.dcache.ReadReq_mshr_misses::total 95 # number of ReadReq MSHR misses 391system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses 392system.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses 393system.cpu.dcache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses 394system.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses 395system.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses 396system.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses 397system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5035000 # number of ReadReq MSHR miss cycles 398system.cpu.dcache.ReadReq_mshr_miss_latency::total 5035000 # number of ReadReq MSHR miss cycles 399system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3869000 # number of WriteReq MSHR miss cycles 400system.cpu.dcache.WriteReq_mshr_miss_latency::total 3869000 # number of WriteReq MSHR miss cycles 401system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8904000 # number of demand (read+write) MSHR miss cycles 402system.cpu.dcache.demand_mshr_miss_latency::total 8904000 # number of demand (read+write) MSHR miss cycles 403system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8904000 # number of overall MSHR miss cycles 404system.cpu.dcache.overall_mshr_miss_latency::total 8904000 # number of overall MSHR miss cycles 405system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080304 # mshr miss rate for ReadReq accesses 406system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080304 # mshr miss rate for ReadReq accesses 407system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 408system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses 409system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for demand accesses 410system.cpu.dcache.demand_mshr_miss_rate::total 0.082031 # mshr miss rate for demand accesses 411system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.082031 # mshr miss rate for overall accesses 412system.cpu.dcache.overall_mshr_miss_rate::total 0.082031 # mshr miss rate for overall accesses 413system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53000 # average ReadReq mshr miss latency 414system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency 415system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53000 # average WriteReq mshr miss latency 416system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53000 # average WriteReq mshr miss latency 417system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency 418system.cpu.dcache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency 419system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency 420system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency 421system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 422system.cpu.toL2Bus.throughput 879056047 # Throughput (bytes/s) 423system.cpu.toL2Bus.trans_dist::ReadReq 374 # Transaction distribution 424system.cpu.toL2Bus.trans_dist::ReadResp 374 # Transaction distribution 425system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution 426system.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution 427system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 558 # Packet count per connected master and slave (bytes) 428system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 336 # Packet count per connected master and slave (bytes) 429system.cpu.toL2Bus.pkt_count::total 894 # Packet count per connected master and slave (bytes) 430system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17856 # Cumulative packet size per connected master and slave (bytes) 431system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10752 # Cumulative packet size per connected master and slave (bytes) 432system.cpu.toL2Bus.tot_pkt_size::total 28608 # Cumulative packet size per connected master and slave (bytes) 433system.cpu.toL2Bus.data_through_bus 28608 # Total data (bytes) 434system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) 435system.cpu.toL2Bus.reqLayer0.occupancy 223500 # Layer occupancy (ticks) 436system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%) 437system.cpu.toL2Bus.respLayer0.occupancy 418500 # Layer occupancy (ticks) 438system.cpu.toL2Bus.respLayer0.utilization 1.3 # Layer utilization (%) 439system.cpu.toL2Bus.respLayer1.occupancy 252000 # Layer occupancy (ticks) 440system.cpu.toL2Bus.respLayer1.utilization 0.8 # Layer utilization (%) 441 442---------- End Simulation Statistics ---------- 443