13048SN/A 23048SN/A---------- Begin Simulation Statistics ---------- 311201Sandreas.hansson@arm.comsim_seconds 0.000036 # Number of seconds simulated 411606Sandreas.sandberg@arm.comsim_ticks 36128500 # Number of ticks simulated 511606Sandreas.sandberg@arm.comfinal_tick 36128500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 711687Sandreas.hansson@arm.comhost_inst_rate 739000 # Simulator instruction rate (inst/s) 811687Sandreas.hansson@arm.comhost_op_rate 738191 # Simulator op (including micro ops) rate (op/s) 911687Sandreas.hansson@arm.comhost_tick_rate 4160971439 # Simulator tick rate (ticks/s) 1011687Sandreas.hansson@arm.comhost_mem_usage 251728 # Number of bytes of host memory used 1111687Sandreas.hansson@arm.comhost_seconds 0.01 # Real time elapsed on the host 1211390Ssteve.reinhardt@amd.comsim_insts 6403 # Number of instructions simulated 1311390Ssteve.reinhardt@amd.comsim_ops 6403 # Number of ops (including micro ops) simulated 1410036SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510036SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611606Sandreas.sandberg@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 179055Ssaidi@eecs.umich.edusystem.physmem.bytes_read::cpu.inst 17792 # Number of bytes read from this memory 189055Ssaidi@eecs.umich.edusystem.physmem.bytes_read::cpu.data 10752 # Number of bytes read from this memory 199055Ssaidi@eecs.umich.edusystem.physmem.bytes_read::total 28544 # Number of bytes read from this memory 209055Ssaidi@eecs.umich.edusystem.physmem.bytes_inst_read::cpu.inst 17792 # Number of instructions bytes read from this memory 219055Ssaidi@eecs.umich.edusystem.physmem.bytes_inst_read::total 17792 # Number of instructions bytes read from this memory 229055Ssaidi@eecs.umich.edusystem.physmem.num_reads::cpu.inst 278 # Number of read requests responded to by this memory 239055Ssaidi@eecs.umich.edusystem.physmem.num_reads::cpu.data 168 # Number of read requests responded to by this memory 249055Ssaidi@eecs.umich.edusystem.physmem.num_reads::total 446 # Number of read requests responded to by this memory 2511606Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu.inst 492464398 # Total read bandwidth from this memory (bytes/s) 2611606Sandreas.sandberg@arm.comsystem.physmem.bw_read::cpu.data 297604384 # Total read bandwidth from this memory (bytes/s) 2711606Sandreas.sandberg@arm.comsystem.physmem.bw_read::total 790068782 # Total read bandwidth from this memory (bytes/s) 2811606Sandreas.sandberg@arm.comsystem.physmem.bw_inst_read::cpu.inst 492464398 # Instruction read bandwidth from this memory (bytes/s) 2911606Sandreas.sandberg@arm.comsystem.physmem.bw_inst_read::total 492464398 # Instruction read bandwidth from this memory (bytes/s) 3011606Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu.inst 492464398 # Total bandwidth to/from this memory (bytes/s) 3111606Sandreas.sandberg@arm.comsystem.physmem.bw_total::cpu.data 297604384 # Total bandwidth to/from this memory (bytes/s) 3211606Sandreas.sandberg@arm.comsystem.physmem.bw_total::total 790068782 # Total bandwidth to/from this memory (bytes/s) 3311606Sandreas.sandberg@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 3410036SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 358428SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 368428SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 378428SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 388428SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 3911390Ssteve.reinhardt@amd.comsystem.cpu.dtb.read_hits 1185 # DTB read hits 408428SN/Asystem.cpu.dtb.read_misses 7 # DTB read misses 418428SN/Asystem.cpu.dtb.read_acv 0 # DTB read access violations 4211390Ssteve.reinhardt@amd.comsystem.cpu.dtb.read_accesses 1192 # DTB read accesses 438428SN/Asystem.cpu.dtb.write_hits 865 # DTB write hits 448428SN/Asystem.cpu.dtb.write_misses 3 # DTB write misses 458428SN/Asystem.cpu.dtb.write_acv 0 # DTB write access violations 468428SN/Asystem.cpu.dtb.write_accesses 868 # DTB write accesses 4711390Ssteve.reinhardt@amd.comsystem.cpu.dtb.data_hits 2050 # DTB hits 488428SN/Asystem.cpu.dtb.data_misses 10 # DTB misses 498428SN/Asystem.cpu.dtb.data_acv 0 # DTB access violations 5011390Ssteve.reinhardt@amd.comsystem.cpu.dtb.data_accesses 2060 # DTB accesses 5111390Ssteve.reinhardt@amd.comsystem.cpu.itb.fetch_hits 6414 # ITB hits 528428SN/Asystem.cpu.itb.fetch_misses 17 # ITB misses 538428SN/Asystem.cpu.itb.fetch_acv 0 # ITB acv 5411390Ssteve.reinhardt@amd.comsystem.cpu.itb.fetch_accesses 6431 # ITB accesses 558428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 568428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 578428SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 588428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 598428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 608428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 618428SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 628428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 638428SN/Asystem.cpu.itb.data_hits 0 # DTB hits 648428SN/Asystem.cpu.itb.data_misses 0 # DTB misses 658428SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 668428SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 6711955Sgabeblack@google.comsystem.cpu.workload.numSyscalls 17 # Number of system calls 6811606Sandreas.sandberg@arm.comsystem.cpu.pwrStateResidencyTicks::ON 36128500 # Cumulative time (in ticks) in various power states 6911606Sandreas.sandberg@arm.comsystem.cpu.numCycles 72257 # number of cpu cycles simulated 708428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 718428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 7211390Ssteve.reinhardt@amd.comsystem.cpu.committedInsts 6403 # Number of instructions committed 7311390Ssteve.reinhardt@amd.comsystem.cpu.committedOps 6403 # Number of ops (including micro ops) committed 7411390Ssteve.reinhardt@amd.comsystem.cpu.num_int_alu_accesses 6329 # Number of integer alu accesses 758428SN/Asystem.cpu.num_fp_alu_accesses 10 # Number of float alu accesses 768428SN/Asystem.cpu.num_func_calls 251 # number of times a function call or return occured 7711390Ssteve.reinhardt@amd.comsystem.cpu.num_conditional_control_insts 754 # number of instructions that are conditional controls 7811390Ssteve.reinhardt@amd.comsystem.cpu.num_int_insts 6329 # number of integer instructions 798428SN/Asystem.cpu.num_fp_insts 10 # number of float instructions 8011390Ssteve.reinhardt@amd.comsystem.cpu.num_int_register_reads 8297 # number of times the integer registers were read 8111390Ssteve.reinhardt@amd.comsystem.cpu.num_int_register_writes 4575 # number of times the integer registers were written 828428SN/Asystem.cpu.num_fp_register_reads 8 # number of times the floating registers were read 838428SN/Asystem.cpu.num_fp_register_writes 2 # number of times the floating registers were written 8411390Ssteve.reinhardt@amd.comsystem.cpu.num_mem_refs 2060 # number of memory refs 8511390Ssteve.reinhardt@amd.comsystem.cpu.num_load_insts 1192 # Number of load instructions 868428SN/Asystem.cpu.num_store_insts 868 # Number of store instructions 878428SN/Asystem.cpu.num_idle_cycles 0 # Number of idle cycles 8811606Sandreas.sandberg@arm.comsystem.cpu.num_busy_cycles 72257 # Number of busy cycles 898428SN/Asystem.cpu.not_idle_fraction 1 # Percentage of non-idle cycles 908428SN/Asystem.cpu.idle_fraction 0 # Percentage of idle cycles 9111390Ssteve.reinhardt@amd.comsystem.cpu.Branches 1056 # Number of branches fetched 9210220Sandreas.hansson@arm.comsystem.cpu.op_class::No_OpClass 19 0.30% 0.30% # Class of executed instruction 9311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntAlu 4331 67.53% 67.83% # Class of executed instruction 9411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntMult 1 0.02% 67.85% # Class of executed instruction 9511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::IntDiv 0 0.00% 67.85% # Class of executed instruction 9611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatAdd 2 0.03% 67.88% # Class of executed instruction 9711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatCmp 0 0.00% 67.88% # Class of executed instruction 9811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatCvt 0 0.00% 67.88% # Class of executed instruction 9911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatMult 0 0.00% 67.88% # Class of executed instruction 10011687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMultAcc 0 0.00% 67.88% # Class of executed instruction 10111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatDiv 0 0.00% 67.88% # Class of executed instruction 10211687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMisc 0 0.00% 67.88% # Class of executed instruction 10311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::FloatSqrt 0 0.00% 67.88% # Class of executed instruction 10411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAdd 0 0.00% 67.88% # Class of executed instruction 10511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAddAcc 0 0.00% 67.88% # Class of executed instruction 10611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdAlu 0 0.00% 67.88% # Class of executed instruction 10711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdCmp 0 0.00% 67.88% # Class of executed instruction 10811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdCvt 0 0.00% 67.88% # Class of executed instruction 10911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMisc 0 0.00% 67.88% # Class of executed instruction 11011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMult 0 0.00% 67.88% # Class of executed instruction 11111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdMultAcc 0 0.00% 67.88% # Class of executed instruction 11211390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdShift 0 0.00% 67.88% # Class of executed instruction 11311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdShiftAcc 0 0.00% 67.88% # Class of executed instruction 11411390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdSqrt 0 0.00% 67.88% # Class of executed instruction 11511390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatAdd 0 0.00% 67.88% # Class of executed instruction 11611390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatAlu 0 0.00% 67.88% # Class of executed instruction 11711390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatCmp 0 0.00% 67.88% # Class of executed instruction 11811390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatCvt 0 0.00% 67.88% # Class of executed instruction 11911390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatDiv 0 0.00% 67.88% # Class of executed instruction 12011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMisc 0 0.00% 67.88% # Class of executed instruction 12111390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMult 0 0.00% 67.88% # Class of executed instruction 12211390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatMultAcc 0 0.00% 67.88% # Class of executed instruction 12311390Ssteve.reinhardt@amd.comsystem.cpu.op_class::SimdFloatSqrt 0 0.00% 67.88% # Class of executed instruction 12411687Sandreas.hansson@arm.comsystem.cpu.op_class::MemRead 1191 18.57% 86.45% # Class of executed instruction 12511687Sandreas.hansson@arm.comsystem.cpu.op_class::MemWrite 861 13.43% 99.88% # Class of executed instruction 12611687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMemRead 1 0.02% 99.89% # Class of executed instruction 12711687Sandreas.hansson@arm.comsystem.cpu.op_class::FloatMemWrite 7 0.11% 100.00% # Class of executed instruction 12810220Sandreas.hansson@arm.comsystem.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 12910220Sandreas.hansson@arm.comsystem.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 13011390Ssteve.reinhardt@amd.comsystem.cpu.op_class::total 6413 # Class of executed instruction 13111606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 1329838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 13311606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.tagsinuse 103.721081 # Cycle average of tags in use 13411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.total_refs 1882 # Total number of references to valid blocks. 1359838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 168 # Sample count of references to valid blocks. 13611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.avg_refs 11.202381 # Average number of references to valid blocks. 1379838Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 13811606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 103.721081 # Average occupied blocks per requestor 13911606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.025323 # Average percentage of cache occupancy 14011606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.025323 # Average percentage of cache occupancy 14110036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 168 # Occupied blocks per task id 14211606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id 14311606Sandreas.sandberg@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 144 # Occupied blocks per task id 14410036SAli.Saidi@ARM.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.041016 # Percentage of cache occupancy per task id 14511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.tag_accesses 4268 # Number of tag accesses 14611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.tags.data_accesses 4268 # Number of data accesses 14711606Sandreas.sandberg@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 14811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1090 # number of ReadReq hits 14911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_hits::total 1090 # number of ReadReq hits 1509481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::cpu.data 792 # number of WriteReq hits 1519481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_hits::total 792 # number of WriteReq hits 15211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::cpu.data 1882 # number of demand (read+write) hits 15311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_hits::total 1882 # number of demand (read+write) hits 15411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::cpu.data 1882 # number of overall hits 15511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_hits::total 1882 # number of overall hits 1569481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::cpu.data 95 # number of ReadReq misses 1579481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_misses::total 95 # number of ReadReq misses 1589481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::cpu.data 73 # number of WriteReq misses 1599481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_misses::total 73 # number of WriteReq misses 1609481Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::cpu.data 168 # number of demand (read+write) misses 1619481Snilay@cs.wisc.edusystem.cpu.dcache.demand_misses::total 168 # number of demand (read+write) misses 1629481Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::cpu.data 168 # number of overall misses 1639481Snilay@cs.wisc.edusystem.cpu.dcache.overall_misses::total 168 # number of overall misses 16411606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5985000 # number of ReadReq miss cycles 16511606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 5985000 # number of ReadReq miss cycles 16611606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 4599000 # number of WriteReq miss cycles 16711606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 4599000 # number of WriteReq miss cycles 16811606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 10584000 # number of demand (read+write) miss cycles 16911606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_miss_latency::total 10584000 # number of demand (read+write) miss cycles 17011606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 10584000 # number of overall miss cycles 17111606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_miss_latency::total 10584000 # number of overall miss cycles 17211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1185 # number of ReadReq accesses(hits+misses) 17311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_accesses::total 1185 # number of ReadReq accesses(hits+misses) 1749481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 1759481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 17611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::cpu.data 2050 # number of demand (read+write) accesses 17711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_accesses::total 2050 # number of demand (read+write) accesses 17811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::cpu.data 2050 # number of overall (read+write) accesses 17911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_accesses::total 2050 # number of overall (read+write) accesses 18011390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.080169 # miss rate for ReadReq accesses 18111390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.080169 # miss rate for ReadReq accesses 1829481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.084393 # miss rate for WriteReq accesses 1839481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.084393 # miss rate for WriteReq accesses 18411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.081951 # miss rate for demand accesses 18511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_miss_rate::total 0.081951 # miss rate for demand accesses 18611390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.081951 # miss rate for overall accesses 18711390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_miss_rate::total 0.081951 # miss rate for overall accesses 18811606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 # average ReadReq miss latency 18911606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 63000 # average ReadReq miss latency 19011606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 # average WriteReq miss latency 19111606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 63000 # average WriteReq miss latency 19211606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 # average overall miss latency 19311606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 63000 # average overall miss latency 19411606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 # average overall miss latency 19511606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 63000 # average overall miss latency 1969481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1979481Snilay@cs.wisc.edusystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1989481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1999481Snilay@cs.wisc.edusystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 2009481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 2019481Snilay@cs.wisc.edusystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 2029481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 95 # number of ReadReq MSHR misses 2039481Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::total 95 # number of ReadReq MSHR misses 2049481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses 2059481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses 2069481Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses 2079481Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::total 168 # number of demand (read+write) MSHR misses 2089481Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses 2099481Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::total 168 # number of overall MSHR misses 21011606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5890000 # number of ReadReq MSHR miss cycles 21111606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 5890000 # number of ReadReq MSHR miss cycles 21211606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4526000 # number of WriteReq MSHR miss cycles 21311606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 4526000 # number of WriteReq MSHR miss cycles 21411606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 10416000 # number of demand (read+write) MSHR miss cycles 21511606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 10416000 # number of demand (read+write) MSHR miss cycles 21611606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 10416000 # number of overall MSHR miss cycles 21711606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 10416000 # number of overall MSHR miss cycles 21811390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.080169 # mshr miss rate for ReadReq accesses 21911390Ssteve.reinhardt@amd.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.080169 # mshr miss rate for ReadReq accesses 2209481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 2219481Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses 22211390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.081951 # mshr miss rate for demand accesses 22311390Ssteve.reinhardt@amd.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.081951 # mshr miss rate for demand accesses 22411390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.081951 # mshr miss rate for overall accesses 22511390Ssteve.reinhardt@amd.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.081951 # mshr miss rate for overall accesses 22611606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 # average ReadReq mshr miss latency 22711606Sandreas.sandberg@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 # average ReadReq mshr miss latency 22811606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 # average WriteReq mshr miss latency 22911606Sandreas.sandberg@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 # average WriteReq mshr miss latency 23011606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency 23111606Sandreas.sandberg@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency 23211606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 # average overall mshr miss latency 23311606Sandreas.sandberg@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 # average overall mshr miss latency 23411606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 23510726Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 0 # number of replacements 23611606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.tagsinuse 127.170991 # Cycle average of tags in use 23711390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.total_refs 6135 # Total number of references to valid blocks. 23810726Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 279 # Sample count of references to valid blocks. 23911390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.avg_refs 21.989247 # Average number of references to valid blocks. 24010726Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 24111606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 127.170991 # Average occupied blocks per requestor 24211606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.062095 # Average percentage of cache occupancy 24311606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.occ_percent::total 0.062095 # Average percentage of cache occupancy 24410726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 279 # Occupied blocks per task id 24511606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 94 # Occupied blocks per task id 24611606Sandreas.sandberg@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 185 # Occupied blocks per task id 24710726Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.136230 # Percentage of cache occupancy per task id 24811390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.tag_accesses 13107 # Number of tag accesses 24911390Ssteve.reinhardt@amd.comsystem.cpu.icache.tags.data_accesses 13107 # Number of data accesses 25011606Sandreas.sandberg@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 25111390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::cpu.inst 6135 # number of ReadReq hits 25211390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_hits::total 6135 # number of ReadReq hits 25311390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::cpu.inst 6135 # number of demand (read+write) hits 25411390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_hits::total 6135 # number of demand (read+write) hits 25511390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::cpu.inst 6135 # number of overall hits 25611390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_hits::total 6135 # number of overall hits 25710726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 279 # number of ReadReq misses 25810726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 279 # number of ReadReq misses 25910726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 279 # number of demand (read+write) misses 26010726Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 279 # number of demand (read+write) misses 26110726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 279 # number of overall misses 26210726Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 279 # number of overall misses 26311606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 17528500 # number of ReadReq miss cycles 26411606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 17528500 # number of ReadReq miss cycles 26511606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 17528500 # number of demand (read+write) miss cycles 26611606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_miss_latency::total 17528500 # number of demand (read+write) miss cycles 26711606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 17528500 # number of overall miss cycles 26811606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_miss_latency::total 17528500 # number of overall miss cycles 26911390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 6414 # number of ReadReq accesses(hits+misses) 27011390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_accesses::total 6414 # number of ReadReq accesses(hits+misses) 27111390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::cpu.inst 6414 # number of demand (read+write) accesses 27211390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_accesses::total 6414 # number of demand (read+write) accesses 27311390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::cpu.inst 6414 # number of overall (read+write) accesses 27411390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_accesses::total 6414 # number of overall (read+write) accesses 27511390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.043499 # miss rate for ReadReq accesses 27611390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_miss_rate::total 0.043499 # miss rate for ReadReq accesses 27711390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.043499 # miss rate for demand accesses 27811390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_miss_rate::total 0.043499 # miss rate for demand accesses 27911390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.043499 # miss rate for overall accesses 28011390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_miss_rate::total 0.043499 # miss rate for overall accesses 28111606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62826.164875 # average ReadReq miss latency 28211606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 62826.164875 # average ReadReq miss latency 28311606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 62826.164875 # average overall miss latency 28411606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 62826.164875 # average overall miss latency 28511606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 62826.164875 # average overall miss latency 28611606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 62826.164875 # average overall miss latency 28710726Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 28810726Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 28910726Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 29010726Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 29110726Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 29210726Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 29310726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 279 # number of ReadReq MSHR misses 29410726Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 279 # number of ReadReq MSHR misses 29510726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 279 # number of demand (read+write) MSHR misses 29610726Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 279 # number of demand (read+write) MSHR misses 29710726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 279 # number of overall MSHR misses 29810726Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 279 # number of overall MSHR misses 29911606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17249500 # number of ReadReq MSHR miss cycles 30011606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 17249500 # number of ReadReq MSHR miss cycles 30111606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 17249500 # number of demand (read+write) MSHR miss cycles 30211606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 17249500 # number of demand (read+write) MSHR miss cycles 30311606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 17249500 # number of overall MSHR miss cycles 30411606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 17249500 # number of overall MSHR miss cycles 30511390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.043499 # mshr miss rate for ReadReq accesses 30611390Ssteve.reinhardt@amd.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.043499 # mshr miss rate for ReadReq accesses 30711390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.043499 # mshr miss rate for demand accesses 30811390Ssteve.reinhardt@amd.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.043499 # mshr miss rate for demand accesses 30911390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.043499 # mshr miss rate for overall accesses 31011390Ssteve.reinhardt@amd.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.043499 # mshr miss rate for overall accesses 31111606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61826.164875 # average ReadReq mshr miss latency 31211606Sandreas.sandberg@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61826.164875 # average ReadReq mshr miss latency 31311606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61826.164875 # average overall mshr miss latency 31411606Sandreas.sandberg@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 61826.164875 # average overall mshr miss latency 31511606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61826.164875 # average overall mshr miss latency 31611606Sandreas.sandberg@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 61826.164875 # average overall mshr miss latency 31711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 31810726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 31911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.tagsinuse 230.937880 # Cycle average of tags in use 32010726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. 32111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.sampled_refs 446 # Sample count of references to valid blocks. 32211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.avg_refs 0.002242 # Average number of references to valid blocks. 32310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 32411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 127.167974 # Average occupied blocks per requestor 32511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 103.769906 # Average occupied blocks per requestor 32611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.003881 # Average percentage of cache occupancy 32711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.003167 # Average percentage of cache occupancy 32811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.007048 # Average percentage of cache occupancy 32911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 446 # Occupied blocks per task id 33011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id 33111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 329 # Occupied blocks per task id 33211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.013611 # Percentage of cache occupancy per task id 33310726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 4022 # Number of tag accesses 33410726Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 4022 # Number of data accesses 33511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 33610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 # number of ReadCleanReq hits 33710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 1 # number of ReadCleanReq hits 33810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 33910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 34010726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 34110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 1 # number of overall hits 34210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses 34310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses 34410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 278 # number of ReadCleanReq misses 34510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 278 # number of ReadCleanReq misses 34610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 95 # number of ReadSharedReq misses 34710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 95 # number of ReadSharedReq misses 34810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 278 # number of demand (read+write) misses 34910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 168 # number of demand (read+write) misses 35010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 446 # number of demand (read+write) misses 35110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 278 # number of overall misses 35210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 168 # number of overall misses 35310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 446 # number of overall misses 35411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4416500 # number of ReadExReq miss cycles 35511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 4416500 # number of ReadExReq miss cycles 35611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 16819500 # number of ReadCleanReq miss cycles 35711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 16819500 # number of ReadCleanReq miss cycles 35811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 5747500 # number of ReadSharedReq miss cycles 35911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 5747500 # number of ReadSharedReq miss cycles 36011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 16819500 # number of demand (read+write) miss cycles 36111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 10164000 # number of demand (read+write) miss cycles 36211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_miss_latency::total 26983500 # number of demand (read+write) miss cycles 36311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 16819500 # number of overall miss cycles 36411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 10164000 # number of overall miss cycles 36511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_miss_latency::total 26983500 # number of overall miss cycles 36610726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) 36710726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) 36810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 279 # number of ReadCleanReq accesses(hits+misses) 36910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 279 # number of ReadCleanReq accesses(hits+misses) 37010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 95 # number of ReadSharedReq accesses(hits+misses) 37110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 95 # number of ReadSharedReq accesses(hits+misses) 37210726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 279 # number of demand (read+write) accesses 37310726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 168 # number of demand (read+write) accesses 37410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 447 # number of demand (read+write) accesses 37510726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 279 # number of overall (read+write) accesses 37610726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 168 # number of overall (read+write) accesses 37710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 447 # number of overall (read+write) accesses 37810726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 37910726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 38010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.996416 # miss rate for ReadCleanReq accesses 38110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.996416 # miss rate for ReadCleanReq accesses 38210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 38310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 38410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.996416 # miss rate for demand accesses 38510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 38610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.997763 # miss rate for demand accesses 38710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.996416 # miss rate for overall accesses 38810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 38910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.997763 # miss rate for overall accesses 39011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 # average ReadExReq miss latency 39111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 # average ReadExReq miss latency 39211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60501.798561 # average ReadCleanReq miss latency 39311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60501.798561 # average ReadCleanReq miss latency 39411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 # average ReadSharedReq miss latency 39511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 # average ReadSharedReq miss latency 39611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60501.798561 # average overall miss latency 39711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 # average overall miss latency 39811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 60501.121076 # average overall miss latency 39911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60501.798561 # average overall miss latency 40011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 # average overall miss latency 40111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 60501.121076 # average overall miss latency 40210726Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 40310726Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 40410726Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 40510726Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 40610726Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 40710726Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 40810726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses 40910726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses 41010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 278 # number of ReadCleanReq MSHR misses 41110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 278 # number of ReadCleanReq MSHR misses 41210892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 95 # number of ReadSharedReq MSHR misses 41310892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 95 # number of ReadSharedReq MSHR misses 41410726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 278 # number of demand (read+write) MSHR misses 41510726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 168 # number of demand (read+write) MSHR misses 41610726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 446 # number of demand (read+write) MSHR misses 41710726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 278 # number of overall MSHR misses 41810726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 168 # number of overall MSHR misses 41910726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 446 # number of overall MSHR misses 42011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3686500 # number of ReadExReq MSHR miss cycles 42111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3686500 # number of ReadExReq MSHR miss cycles 42211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 14039500 # number of ReadCleanReq MSHR miss cycles 42311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 14039500 # number of ReadCleanReq MSHR miss cycles 42411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4797500 # number of ReadSharedReq MSHR miss cycles 42511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4797500 # number of ReadSharedReq MSHR miss cycles 42611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 14039500 # number of demand (read+write) MSHR miss cycles 42711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8484000 # number of demand (read+write) MSHR miss cycles 42811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 22523500 # number of demand (read+write) MSHR miss cycles 42911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 14039500 # number of overall MSHR miss cycles 43011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8484000 # number of overall MSHR miss cycles 43111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 22523500 # number of overall MSHR miss cycles 43210726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 43310726Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 43410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for ReadCleanReq accesses 43510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.996416 # mshr miss rate for ReadCleanReq accesses 43610892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 43710892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 43810726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for demand accesses 43910726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 44010726Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.997763 # mshr miss rate for demand accesses 44110726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996416 # mshr miss rate for overall accesses 44210726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 44310726Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.997763 # mshr miss rate for overall accesses 44411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadExReq mshr miss latency 44511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 # average ReadExReq mshr miss latency 44611606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50501.798561 # average ReadCleanReq mshr miss latency 44711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50501.798561 # average ReadCleanReq mshr miss latency 44811606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 # average ReadSharedReq mshr miss latency 44911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 # average ReadSharedReq mshr miss latency 45011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50501.798561 # average overall mshr miss latency 45111606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency 45211606Sandreas.sandberg@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 50501.121076 # average overall mshr miss latency 45311606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50501.798561 # average overall mshr miss latency 45411606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 # average overall mshr miss latency 45511606Sandreas.sandberg@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 50501.121076 # average overall mshr miss latency 45611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 447 # Total number of requests made to the snoop filter. 45711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 1 # Number of requests hitting in the snoop filter with a single holder of the requested data. 45811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 45911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 46011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 46111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 46211606Sandreas.sandberg@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 4639729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 374 # Transaction distribution 4649729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution 4659729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution 46610892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 279 # Transaction distribution 46710892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 95 # Transaction distribution 4689838Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 558 # Packet count per connected master and slave (bytes) 4699838Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 336 # Packet count per connected master and slave (bytes) 4709838Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 894 # Packet count per connected master and slave (bytes) 47110409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17856 # Cumulative packet size per connected master and slave (bytes) 47210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10752 # Cumulative packet size per connected master and slave (bytes) 47310409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 28608 # Cumulative packet size per connected master and slave (bytes) 47410409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 47511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) 47610409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 447 # Request fanout histogram 47711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.002237 # Request fanout histogram 47811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.047298 # Request fanout histogram 47910409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 48011138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 446 99.78% 99.78% # Request fanout histogram 48111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 1 0.22% 100.00% # Request fanout histogram 48210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 48310409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 48411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 48510409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 48610409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 447 # Request fanout histogram 4879729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 223500 # Layer occupancy (ticks) 48811201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) 4899729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 418500 # Layer occupancy (ticks) 49011201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.2 # Layer utilization (%) 4919729Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 252000 # Layer occupancy (ticks) 49211201Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%) 49311606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_requests 446 # Total number of requests made to the snoop filter. 49411606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 49511606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 49611606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 49711606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 49811606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 49911606Sandreas.sandberg@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 36128500 # Cumulative time (in ticks) in various power states 50010726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 373 # Transaction distribution 50110726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 73 # Transaction distribution 50210726Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 73 # Transaction distribution 50310892Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 373 # Transaction distribution 50410726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 892 # Packet count per connected master and slave (bytes) 50510726Sandreas.hansson@arm.comsystem.membus.pkt_count::total 892 # Packet count per connected master and slave (bytes) 50610726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 28544 # Cumulative packet size per connected master and slave (bytes) 50710726Sandreas.hansson@arm.comsystem.membus.pkt_size::total 28544 # Cumulative packet size per connected master and slave (bytes) 50810726Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 50911570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 51010726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 446 # Request fanout histogram 51110726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 51210726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 51310726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 51410726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::0 446 100.00% 100.00% # Request fanout histogram 51510726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 51610726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 51710726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 51810726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 51910726Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 446 # Request fanout histogram 52010726Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 446500 # Layer occupancy (ticks) 52111606Sandreas.sandberg@arm.comsystem.membus.reqLayer0.utilization 1.2 # Layer utilization (%) 52211201Sandreas.hansson@arm.comsystem.membus.respLayer1.occupancy 2230000 # Layer occupancy (ticks) 52311390Ssteve.reinhardt@amd.comsystem.membus.respLayer1.utilization 6.2 # Layer utilization (%) 5243048SN/A 5253048SN/A---------- End Simulation Statistics ---------- 526