stats.txt revision 9079
13096SN/A 23096SN/A---------- Begin Simulation Statistics ---------- 35520SN/Asim_seconds 0.000012 # Number of seconds simulated 49079SAli.Saidi@ARM.comsim_ticks 12146500 # Number of ticks simulated 59079SAli.Saidi@ARM.comfinal_tick 12146500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 79079SAli.Saidi@ARM.comhost_inst_rate 109785 # Simulator instruction rate (inst/s) 89079SAli.Saidi@ARM.comhost_op_rate 109750 # Simulator op (including micro ops) rate (op/s) 99079SAli.Saidi@ARM.comhost_tick_rate 208686624 # Simulator tick rate (ticks/s) 109079SAli.Saidi@ARM.comhost_mem_usage 218220 # Number of bytes of host memory used 119079SAli.Saidi@ARM.comhost_seconds 0.06 # Real time elapsed on the host 128428SN/Asim_insts 6386 # Number of instructions simulated 138835SAli.Saidi@ARM.comsim_ops 6386 # Number of ops (including micro ops) simulated 149079SAli.Saidi@ARM.comsystem.physmem.bytes_read::cpu.inst 19968 # Number of bytes read from this memory 159055Ssaidi@eecs.umich.edusystem.physmem.bytes_read::cpu.data 11264 # Number of bytes read from this memory 169079SAli.Saidi@ARM.comsystem.physmem.bytes_read::total 31232 # Number of bytes read from this memory 179079SAli.Saidi@ARM.comsystem.physmem.bytes_inst_read::cpu.inst 19968 # Number of instructions bytes read from this memory 189079SAli.Saidi@ARM.comsystem.physmem.bytes_inst_read::total 19968 # Number of instructions bytes read from this memory 199079SAli.Saidi@ARM.comsystem.physmem.num_reads::cpu.inst 312 # Number of read requests responded to by this memory 209055Ssaidi@eecs.umich.edusystem.physmem.num_reads::cpu.data 176 # Number of read requests responded to by this memory 219079SAli.Saidi@ARM.comsystem.physmem.num_reads::total 488 # Number of read requests responded to by this memory 229079SAli.Saidi@ARM.comsystem.physmem.bw_read::cpu.inst 1643930350 # Total read bandwidth from this memory (bytes/s) 239079SAli.Saidi@ARM.comsystem.physmem.bw_read::cpu.data 927345326 # Total read bandwidth from this memory (bytes/s) 249079SAli.Saidi@ARM.comsystem.physmem.bw_read::total 2571275676 # Total read bandwidth from this memory (bytes/s) 259079SAli.Saidi@ARM.comsystem.physmem.bw_inst_read::cpu.inst 1643930350 # Instruction read bandwidth from this memory (bytes/s) 269079SAli.Saidi@ARM.comsystem.physmem.bw_inst_read::total 1643930350 # Instruction read bandwidth from this memory (bytes/s) 279079SAli.Saidi@ARM.comsystem.physmem.bw_total::cpu.inst 1643930350 # Total bandwidth to/from this memory (bytes/s) 289079SAli.Saidi@ARM.comsystem.physmem.bw_total::cpu.data 927345326 # Total bandwidth to/from this memory (bytes/s) 299079SAli.Saidi@ARM.comsystem.physmem.bw_total::total 2571275676 # Total bandwidth to/from this memory (bytes/s) 308428SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 318428SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 328428SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 338428SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 349079SAli.Saidi@ARM.comsystem.cpu.dtb.read_hits 1978 # DTB read hits 359079SAli.Saidi@ARM.comsystem.cpu.dtb.read_misses 49 # DTB read misses 368428SN/Asystem.cpu.dtb.read_acv 0 # DTB read access violations 379079SAli.Saidi@ARM.comsystem.cpu.dtb.read_accesses 2027 # DTB read accesses 389079SAli.Saidi@ARM.comsystem.cpu.dtb.write_hits 1059 # DTB write hits 399079SAli.Saidi@ARM.comsystem.cpu.dtb.write_misses 31 # DTB write misses 408428SN/Asystem.cpu.dtb.write_acv 0 # DTB write access violations 419079SAli.Saidi@ARM.comsystem.cpu.dtb.write_accesses 1090 # DTB write accesses 429079SAli.Saidi@ARM.comsystem.cpu.dtb.data_hits 3037 # DTB hits 439079SAli.Saidi@ARM.comsystem.cpu.dtb.data_misses 80 # DTB misses 448428SN/Asystem.cpu.dtb.data_acv 0 # DTB access violations 459079SAli.Saidi@ARM.comsystem.cpu.dtb.data_accesses 3117 # DTB accesses 469079SAli.Saidi@ARM.comsystem.cpu.itb.fetch_hits 2279 # ITB hits 479079SAli.Saidi@ARM.comsystem.cpu.itb.fetch_misses 30 # ITB misses 488428SN/Asystem.cpu.itb.fetch_acv 0 # ITB acv 499079SAli.Saidi@ARM.comsystem.cpu.itb.fetch_accesses 2309 # ITB accesses 508428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 518428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 528428SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 538428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 548428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 558428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 568428SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 578428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 588428SN/Asystem.cpu.itb.data_hits 0 # DTB hits 598428SN/Asystem.cpu.itb.data_misses 0 # DTB misses 608428SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 618428SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 628428SN/Asystem.cpu.workload.num_syscalls 17 # Number of system calls 639079SAli.Saidi@ARM.comsystem.cpu.numCycles 24294 # number of cpu cycles simulated 648428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 658428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 669079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.lookups 2808 # Number of BP lookups 679079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.condPredicted 1620 # Number of conditional branches predicted 689079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.condIncorrect 530 # Number of conditional branches incorrect 699079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.BTBLookups 2127 # Number of BTB lookups 709079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.BTBHits 736 # Number of BTB hits 718428SN/Asystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 729079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.usedRAS 421 # Number of times the RAS was used to get a target. 739079SAli.Saidi@ARM.comsystem.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions. 749079SAli.Saidi@ARM.comsystem.cpu.fetch.icacheStallCycles 7536 # Number of cycles fetch is stalled on an Icache miss 759079SAli.Saidi@ARM.comsystem.cpu.fetch.Insts 16063 # Number of instructions fetch has processed 769079SAli.Saidi@ARM.comsystem.cpu.fetch.Branches 2808 # Number of branches that fetch encountered 779079SAli.Saidi@ARM.comsystem.cpu.fetch.predictedBranches 1157 # Number of branches that fetch has predicted taken 789079SAli.Saidi@ARM.comsystem.cpu.fetch.Cycles 2867 # Number of cycles fetch has run and was not squashing or blocked 799079SAli.Saidi@ARM.comsystem.cpu.fetch.SquashCycles 1787 # Number of cycles fetch has spent squashing 809079SAli.Saidi@ARM.comsystem.cpu.fetch.BlockedCycles 912 # Number of cycles fetch has spent blocked 819079SAli.Saidi@ARM.comsystem.cpu.fetch.MiscStallCycles 23 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 829079SAli.Saidi@ARM.comsystem.cpu.fetch.PendingTrapStallCycles 639 # Number of stall cycles due to pending traps 839079SAli.Saidi@ARM.comsystem.cpu.fetch.CacheLines 2279 # Number of cache lines fetched 849079SAli.Saidi@ARM.comsystem.cpu.fetch.IcacheSquashes 349 # Number of outstanding Icache misses that were squashed 859079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::samples 13192 # Number of instructions fetched each cycle (Total) 869079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::mean 1.217632 # Number of instructions fetched each cycle (Total) 879079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::stdev 2.600569 # Number of instructions fetched each cycle (Total) 886291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 899079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::0 10325 78.27% 78.27% # Number of instructions fetched each cycle (Total) 909079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::1 292 2.21% 80.48% # Number of instructions fetched each cycle (Total) 919079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::2 224 1.70% 82.18% # Number of instructions fetched each cycle (Total) 929079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::3 225 1.71% 83.88% # Number of instructions fetched each cycle (Total) 939079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::4 268 2.03% 85.92% # Number of instructions fetched each cycle (Total) 949079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::5 190 1.44% 87.36% # Number of instructions fetched each cycle (Total) 959079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::6 268 2.03% 89.39% # Number of instructions fetched each cycle (Total) 969079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::7 182 1.38% 90.77% # Number of instructions fetched each cycle (Total) 979079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::8 1218 9.23% 100.00% # Number of instructions fetched each cycle (Total) 986291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 996291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 1006291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 1019079SAli.Saidi@ARM.comsystem.cpu.fetch.rateDist::total 13192 # Number of instructions fetched each cycle (Total) 1029079SAli.Saidi@ARM.comsystem.cpu.fetch.branchRate 0.115584 # Number of branch fetches per cycle 1039079SAli.Saidi@ARM.comsystem.cpu.fetch.rate 0.661192 # Number of inst fetches per cycle 1049079SAli.Saidi@ARM.comsystem.cpu.decode.IdleCycles 8379 # Number of cycles decode is idle 1059079SAli.Saidi@ARM.comsystem.cpu.decode.BlockedCycles 934 # Number of cycles decode is blocked 1069079SAli.Saidi@ARM.comsystem.cpu.decode.RunCycles 2684 # Number of cycles decode is running 1079079SAli.Saidi@ARM.comsystem.cpu.decode.UnblockCycles 63 # Number of cycles decode is unblocking 1089079SAli.Saidi@ARM.comsystem.cpu.decode.SquashCycles 1132 # Number of cycles decode is squashing 1099079SAli.Saidi@ARM.comsystem.cpu.decode.BranchResolved 256 # Number of times decode resolved a branch 1109079SAli.Saidi@ARM.comsystem.cpu.decode.BranchMispred 87 # Number of times decode detected a branch misprediction 1119079SAli.Saidi@ARM.comsystem.cpu.decode.DecodedInsts 14824 # Number of instructions handled by decode 1129079SAli.Saidi@ARM.comsystem.cpu.decode.SquashedInsts 236 # Number of squashed instructions handled by decode 1139079SAli.Saidi@ARM.comsystem.cpu.rename.SquashCycles 1132 # Number of cycles rename is squashing 1149079SAli.Saidi@ARM.comsystem.cpu.rename.IdleCycles 8584 # Number of cycles rename is idle 1159079SAli.Saidi@ARM.comsystem.cpu.rename.BlockCycles 335 # Number of cycles rename is blocking 1168844SAli.Saidi@ARM.comsystem.cpu.rename.serializeStallCycles 357 # count of cycles rename stalled for serializing inst 1179079SAli.Saidi@ARM.comsystem.cpu.rename.RunCycles 2519 # Number of cycles rename is running 1189079SAli.Saidi@ARM.comsystem.cpu.rename.UnblockCycles 265 # Number of cycles rename is unblocking 1199079SAli.Saidi@ARM.comsystem.cpu.rename.RenamedInsts 14111 # Number of instructions processed by rename 1209079SAli.Saidi@ARM.comsystem.cpu.rename.IQFullEvents 6 # Number of times rename has blocked due to IQ full 1219079SAli.Saidi@ARM.comsystem.cpu.rename.LSQFullEvents 206 # Number of times rename has blocked due to LSQ full 1229079SAli.Saidi@ARM.comsystem.cpu.rename.RenamedOperands 10590 # Number of destination operands rename has renamed 1239079SAli.Saidi@ARM.comsystem.cpu.rename.RenameLookups 17651 # Number of register rename lookups that rename has made 1249079SAli.Saidi@ARM.comsystem.cpu.rename.int_rename_lookups 17634 # Number of integer rename lookups 1258428SN/Asystem.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups 1268428SN/Asystem.cpu.rename.CommittedMaps 4583 # Number of HB maps that are committed 1279079SAli.Saidi@ARM.comsystem.cpu.rename.UndoneMaps 6007 # Number of HB maps that are undone due to squashing 1289079SAli.Saidi@ARM.comsystem.cpu.rename.serializingInsts 33 # count of serializing insts renamed 1299079SAli.Saidi@ARM.comsystem.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed 1309079SAli.Saidi@ARM.comsystem.cpu.rename.skidInsts 768 # count of insts added to the skid buffer 1319079SAli.Saidi@ARM.comsystem.cpu.memDep0.insertedLoads 2619 # Number of loads inserted to the mem dependence unit. 1329079SAli.Saidi@ARM.comsystem.cpu.memDep0.insertedStores 1317 # Number of stores inserted to the mem dependence unit. 1339079SAli.Saidi@ARM.comsystem.cpu.memDep0.conflictingLoads 5 # Number of conflicting loads. 1348428SN/Asystem.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 1359079SAli.Saidi@ARM.comsystem.cpu.iq.iqInstsAdded 12558 # Number of instructions added to the IQ (excludes non-spec) 1369079SAli.Saidi@ARM.comsystem.cpu.iq.iqNonSpecInstsAdded 31 # Number of non-speculative instructions added to the IQ 1379079SAli.Saidi@ARM.comsystem.cpu.iq.iqInstsIssued 10419 # Number of instructions issued 1388844SAli.Saidi@ARM.comsystem.cpu.iq.iqSquashedInstsIssued 44 # Number of squashed instructions issued 1399079SAli.Saidi@ARM.comsystem.cpu.iq.iqSquashedInstsExamined 5861 # Number of squashed instructions iterated over during squash; mainly for profiling 1409079SAli.Saidi@ARM.comsystem.cpu.iq.iqSquashedOperandsExamined 3437 # Number of squashed operands that are examined and possibly removed from graph 1419079SAli.Saidi@ARM.comsystem.cpu.iq.iqSquashedNonSpecRemoved 14 # Number of squashed non-spec instructions that were removed 1429079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::samples 13192 # Number of insts issued each cycle 1439079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::mean 0.789797 # Number of insts issued each cycle 1449079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::stdev 1.411802 # Number of insts issued each cycle 1458428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1469079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::0 8893 67.41% 67.41% # Number of insts issued each cycle 1479079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::1 1482 11.23% 78.65% # Number of insts issued each cycle 1489079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::2 1143 8.66% 87.31% # Number of insts issued each cycle 1499079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::3 751 5.69% 93.00% # Number of insts issued each cycle 1509079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::4 453 3.43% 96.44% # Number of insts issued each cycle 1519079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::5 282 2.14% 98.57% # Number of insts issued each cycle 1529079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::6 149 1.13% 99.70% # Number of insts issued each cycle 1539079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::7 30 0.23% 99.93% # Number of insts issued each cycle 1549079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::8 9 0.07% 100.00% # Number of insts issued each cycle 1558428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1568428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1578428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1589079SAli.Saidi@ARM.comsystem.cpu.iq.issued_per_cycle::total 13192 # Number of insts issued each cycle 1598428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1609079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::IntAlu 8 7.41% 7.41% # attempts to use FU when none available 1619079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::IntMult 0 0.00% 7.41% # attempts to use FU when none available 1629079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 7.41% # attempts to use FU when none available 1639079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 7.41% # attempts to use FU when none available 1649079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 7.41% # attempts to use FU when none available 1659079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 7.41% # attempts to use FU when none available 1669079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 7.41% # attempts to use FU when none available 1679079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 7.41% # attempts to use FU when none available 1689079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.41% # attempts to use FU when none available 1699079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 7.41% # attempts to use FU when none available 1709079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.41% # attempts to use FU when none available 1719079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 7.41% # attempts to use FU when none available 1729079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 7.41% # attempts to use FU when none available 1739079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 7.41% # attempts to use FU when none available 1749079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 7.41% # attempts to use FU when none available 1759079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 7.41% # attempts to use FU when none available 1769079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.41% # attempts to use FU when none available 1779079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 7.41% # attempts to use FU when none available 1789079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.41% # attempts to use FU when none available 1799079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.41% # attempts to use FU when none available 1809079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 7.41% # attempts to use FU when none available 1819079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.41% # attempts to use FU when none available 1829079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 7.41% # attempts to use FU when none available 1839079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 7.41% # attempts to use FU when none available 1849079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 7.41% # attempts to use FU when none available 1859079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 7.41% # attempts to use FU when none available 1869079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 7.41% # attempts to use FU when none available 1879079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 7.41% # attempts to use FU when none available 1889079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 7.41% # attempts to use FU when none available 1899079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::MemRead 64 59.26% 66.67% # attempts to use FU when none available 1909079SAli.Saidi@ARM.comsystem.cpu.iq.fu_full::MemWrite 36 33.33% 100.00% # attempts to use FU when none available 1918428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1928428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1938241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 1949079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::IntAlu 7046 67.63% 67.65% # Type of FU issued 1959079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::IntMult 1 0.01% 67.66% # Type of FU issued 1969079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.66% # Type of FU issued 1979079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.67% # Type of FU issued 1989079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.67% # Type of FU issued 1999079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.67% # Type of FU issued 2009079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.67% # Type of FU issued 2019079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.67% # Type of FU issued 2029079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.67% # Type of FU issued 2039079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.67% # Type of FU issued 2049079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.67% # Type of FU issued 2059079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.67% # Type of FU issued 2069079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.67% # Type of FU issued 2079079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.67% # Type of FU issued 2089079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.67% # Type of FU issued 2099079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.67% # Type of FU issued 2109079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.67% # Type of FU issued 2119079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.67% # Type of FU issued 2129079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.67% # Type of FU issued 2139079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.67% # Type of FU issued 2149079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.67% # Type of FU issued 2159079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.67% # Type of FU issued 2169079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.67% # Type of FU issued 2179079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.67% # Type of FU issued 2189079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.67% # Type of FU issued 2199079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.67% # Type of FU issued 2209079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.67% # Type of FU issued 2219079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.67% # Type of FU issued 2229079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.67% # Type of FU issued 2239079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::MemRead 2237 21.47% 89.14% # Type of FU issued 2249079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::MemWrite 1131 10.86% 100.00% # Type of FU issued 2258241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2268241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 2279079SAli.Saidi@ARM.comsystem.cpu.iq.FU_type_0::total 10419 # Type of FU issued 2289079SAli.Saidi@ARM.comsystem.cpu.iq.rate 0.428871 # Inst issue rate 2299079SAli.Saidi@ARM.comsystem.cpu.iq.fu_busy_cnt 108 # FU busy when requested 2309079SAli.Saidi@ARM.comsystem.cpu.iq.fu_busy_rate 0.010366 # FU busy rate (busy events/executed inst) 2319079SAli.Saidi@ARM.comsystem.cpu.iq.int_inst_queue_reads 34161 # Number of integer instruction queue reads 2329079SAli.Saidi@ARM.comsystem.cpu.iq.int_inst_queue_writes 18458 # Number of integer instruction queue writes 2339079SAli.Saidi@ARM.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 9433 # Number of integer instruction queue wakeup accesses 2348428SN/Asystem.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads 2358428SN/Asystem.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes 2368428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses 2379079SAli.Saidi@ARM.comsystem.cpu.iq.int_alu_accesses 10514 # Number of integer alu accesses 2388428SN/Asystem.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses 2399079SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.forwLoads 65 # Number of loads that had data forwarded from stores 2408428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2419079SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.squashedLoads 1434 # Number of loads squashed 2429079SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed 2438844SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.memOrderViolation 19 # Number of memory ordering violations 2449079SAli.Saidi@ARM.comsystem.cpu.iew.lsq.thread0.squashedStores 452 # Number of stores squashed 2458428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2468428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2478428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 2488428SN/Asystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 2498428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2509079SAli.Saidi@ARM.comsystem.cpu.iew.iewSquashCycles 1132 # Number of cycles IEW is squashing 2518844SAli.Saidi@ARM.comsystem.cpu.iew.iewBlockCycles 41 # Number of cycles IEW is blocking 2528844SAli.Saidi@ARM.comsystem.cpu.iew.iewUnblockCycles 1 # Number of cycles IEW is unblocking 2539079SAli.Saidi@ARM.comsystem.cpu.iew.iewDispatchedInsts 12672 # Number of instructions dispatched to IQ 2549079SAli.Saidi@ARM.comsystem.cpu.iew.iewDispSquashedInsts 177 # Number of squashed instructions skipped by dispatch 2559079SAli.Saidi@ARM.comsystem.cpu.iew.iewDispLoadInsts 2619 # Number of dispatched load instructions 2569079SAli.Saidi@ARM.comsystem.cpu.iew.iewDispStoreInsts 1317 # Number of dispatched store instructions 2579079SAli.Saidi@ARM.comsystem.cpu.iew.iewDispNonSpecInsts 31 # Number of dispatched non-speculative instructions 2588844SAli.Saidi@ARM.comsystem.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall 2598428SN/Asystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 2608844SAli.Saidi@ARM.comsystem.cpu.iew.memOrderViolationEvents 19 # Number of memory order violations 2619079SAli.Saidi@ARM.comsystem.cpu.iew.predictedTakenIncorrect 137 # Number of branches that were predicted taken incorrectly 2629079SAli.Saidi@ARM.comsystem.cpu.iew.predictedNotTakenIncorrect 393 # Number of branches that were predicted not taken incorrectly 2639079SAli.Saidi@ARM.comsystem.cpu.iew.branchMispredicts 530 # Number of branch mispredicts detected at execute 2649079SAli.Saidi@ARM.comsystem.cpu.iew.iewExecutedInsts 9845 # Number of executed instructions 2659079SAli.Saidi@ARM.comsystem.cpu.iew.iewExecLoadInsts 2040 # Number of load instructions executed 2669079SAli.Saidi@ARM.comsystem.cpu.iew.iewExecSquashedInsts 574 # Number of squashed instructions skipped in execute 2678428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 2689079SAli.Saidi@ARM.comsystem.cpu.iew.exec_nop 83 # number of nop insts executed 2699079SAli.Saidi@ARM.comsystem.cpu.iew.exec_refs 3133 # number of memory reference insts executed 2709079SAli.Saidi@ARM.comsystem.cpu.iew.exec_branches 1595 # Number of branches executed 2719079SAli.Saidi@ARM.comsystem.cpu.iew.exec_stores 1093 # Number of stores executed 2729079SAli.Saidi@ARM.comsystem.cpu.iew.exec_rate 0.405244 # Inst execution rate 2739079SAli.Saidi@ARM.comsystem.cpu.iew.wb_sent 9591 # cumulative count of insts sent to commit 2749079SAli.Saidi@ARM.comsystem.cpu.iew.wb_count 9443 # cumulative count of insts written-back 2759079SAli.Saidi@ARM.comsystem.cpu.iew.wb_producers 4951 # num instructions producing a value 2769079SAli.Saidi@ARM.comsystem.cpu.iew.wb_consumers 6720 # num instructions consuming a value 2778428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 2789079SAli.Saidi@ARM.comsystem.cpu.iew.wb_rate 0.388697 # insts written-back per cycle 2799079SAli.Saidi@ARM.comsystem.cpu.iew.wb_fanout 0.736756 # average fanout of values written-back 2808428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 2818428SN/Asystem.cpu.commit.commitCommittedInsts 6403 # The number of committed instructions 2828835SAli.Saidi@ARM.comsystem.cpu.commit.commitCommittedOps 6403 # The number of committed instructions 2839079SAli.Saidi@ARM.comsystem.cpu.commit.commitSquashedInsts 6261 # The number of squashed insts skipped by commit 2848428SN/Asystem.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards 2859079SAli.Saidi@ARM.comsystem.cpu.commit.branchMispredicts 447 # The number of times a branch was mispredicted 2869079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::samples 12060 # Number of insts commited each cycle 2879079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::mean 0.530929 # Number of insts commited each cycle 2889079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::stdev 1.361741 # Number of insts commited each cycle 2898428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 2909079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::0 9314 77.23% 77.23% # Number of insts commited each cycle 2919079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::1 1447 12.00% 89.23% # Number of insts commited each cycle 2929079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::2 498 4.13% 93.36% # Number of insts commited each cycle 2939079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::3 252 2.09% 95.45% # Number of insts commited each cycle 2949079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::4 164 1.36% 96.81% # Number of insts commited each cycle 2959079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::5 93 0.77% 97.58% # Number of insts commited each cycle 2969079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::6 106 0.88% 98.46% # Number of insts commited each cycle 2979079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::7 41 0.34% 98.80% # Number of insts commited each cycle 2989079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::8 145 1.20% 100.00% # Number of insts commited each cycle 2998428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 3008428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 3018428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 3029079SAli.Saidi@ARM.comsystem.cpu.commit.committed_per_cycle::total 12060 # Number of insts commited each cycle 3038835SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 6403 # Number of instructions committed 3048835SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 6403 # Number of ops (including micro ops) committed 3058428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 3068428SN/Asystem.cpu.commit.refs 2050 # Number of memory references committed 3078428SN/Asystem.cpu.commit.loads 1185 # Number of loads committed 3088428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 3098428SN/Asystem.cpu.commit.branches 1051 # Number of branches committed 3108428SN/Asystem.cpu.commit.fp_insts 10 # Number of committed floating point instructions. 3118428SN/Asystem.cpu.commit.int_insts 6321 # Number of committed integer instructions. 3128428SN/Asystem.cpu.commit.function_calls 127 # Number of function calls committed. 3139079SAli.Saidi@ARM.comsystem.cpu.commit.bw_lim_events 145 # number cycles where commit BW limit reached 3148428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 3159079SAli.Saidi@ARM.comsystem.cpu.rob.rob_reads 24228 # The number of ROB reads 3169079SAli.Saidi@ARM.comsystem.cpu.rob.rob_writes 26471 # The number of ROB writes 3179079SAli.Saidi@ARM.comsystem.cpu.timesIdled 224 # Number of times that the entire CPU went into an idle state and unscheduled itself 3189079SAli.Saidi@ARM.comsystem.cpu.idleCycles 11102 # Total number of cycles that the CPU has spent unscheduled due to idling 3198428SN/Asystem.cpu.committedInsts 6386 # Number of Instructions Simulated 3208835SAli.Saidi@ARM.comsystem.cpu.committedOps 6386 # Number of Ops (including micro ops) Simulated 3218428SN/Asystem.cpu.committedInsts_total 6386 # Number of Instructions Simulated 3229079SAli.Saidi@ARM.comsystem.cpu.cpi 3.804259 # CPI: Cycles Per Instruction 3239079SAli.Saidi@ARM.comsystem.cpu.cpi_total 3.804259 # CPI: Total CPI of All Threads 3249079SAli.Saidi@ARM.comsystem.cpu.ipc 0.262863 # IPC: Instructions Per Cycle 3259079SAli.Saidi@ARM.comsystem.cpu.ipc_total 0.262863 # IPC: Total IPC of All Threads 3269079SAli.Saidi@ARM.comsystem.cpu.int_regfile_reads 12506 # number of integer regfile reads 3279079SAli.Saidi@ARM.comsystem.cpu.int_regfile_writes 7104 # number of integer regfile writes 3288428SN/Asystem.cpu.fp_regfile_reads 8 # number of floating regfile reads 3298428SN/Asystem.cpu.fp_regfile_writes 2 # number of floating regfile writes 3308428SN/Asystem.cpu.misc_regfile_reads 1 # number of misc regfile reads 3318428SN/Asystem.cpu.misc_regfile_writes 1 # number of misc regfile writes 3328428SN/Asystem.cpu.icache.replacements 0 # number of replacements 3339079SAli.Saidi@ARM.comsystem.cpu.icache.tagsinuse 161.646618 # Cycle average of tags in use 3349079SAli.Saidi@ARM.comsystem.cpu.icache.total_refs 1829 # Total number of references to valid blocks. 3359079SAli.Saidi@ARM.comsystem.cpu.icache.sampled_refs 313 # Sample count of references to valid blocks. 3369079SAli.Saidi@ARM.comsystem.cpu.icache.avg_refs 5.843450 # Average number of references to valid blocks. 3378428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3389079SAli.Saidi@ARM.comsystem.cpu.icache.occ_blocks::cpu.inst 161.646618 # Average occupied blocks per requestor 3399079SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::cpu.inst 0.078929 # Average percentage of cache occupancy 3409079SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::total 0.078929 # Average percentage of cache occupancy 3419079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1829 # number of ReadReq hits 3429079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::total 1829 # number of ReadReq hits 3439079SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::cpu.inst 1829 # number of demand (read+write) hits 3449079SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::total 1829 # number of demand (read+write) hits 3459079SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::cpu.inst 1829 # number of overall hits 3469079SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::total 1829 # number of overall hits 3479079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::cpu.inst 450 # number of ReadReq misses 3489079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::total 450 # number of ReadReq misses 3499079SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::cpu.inst 450 # number of demand (read+write) misses 3509079SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::total 450 # number of demand (read+write) misses 3519079SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::cpu.inst 450 # number of overall misses 3529079SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::total 450 # number of overall misses 3539079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 15742000 # number of ReadReq miss cycles 3549079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::total 15742000 # number of ReadReq miss cycles 3559079SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::cpu.inst 15742000 # number of demand (read+write) miss cycles 3569079SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::total 15742000 # number of demand (read+write) miss cycles 3579079SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::cpu.inst 15742000 # number of overall miss cycles 3589079SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::total 15742000 # number of overall miss cycles 3599079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2279 # number of ReadReq accesses(hits+misses) 3609079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::total 2279 # number of ReadReq accesses(hits+misses) 3619079SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::cpu.inst 2279 # number of demand (read+write) accesses 3629079SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::total 2279 # number of demand (read+write) accesses 3639079SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::cpu.inst 2279 # number of overall (read+write) accesses 3649079SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::total 2279 # number of overall (read+write) accesses 3659079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.197455 # miss rate for ReadReq accesses 3669079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_rate::total 0.197455 # miss rate for ReadReq accesses 3679079SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.197455 # miss rate for demand accesses 3689079SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_rate::total 0.197455 # miss rate for demand accesses 3699079SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.197455 # miss rate for overall accesses 3709079SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_rate::total 0.197455 # miss rate for overall accesses 3719079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34982.222222 # average ReadReq miss latency 3729079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 34982.222222 # average ReadReq miss latency 3739079SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 34982.222222 # average overall miss latency 3749079SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_miss_latency::total 34982.222222 # average overall miss latency 3759079SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 34982.222222 # average overall miss latency 3769079SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_miss_latency::total 34982.222222 # average overall miss latency 3778428SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3788428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3798428SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 3808428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 3818983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 3828983Snate@binkert.orgsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 3838428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 3848428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 3859079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 137 # number of ReadReq MSHR hits 3869079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::total 137 # number of ReadReq MSHR hits 3879079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 137 # number of demand (read+write) MSHR hits 3889079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::total 137 # number of demand (read+write) MSHR hits 3899079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 137 # number of overall MSHR hits 3909079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::total 137 # number of overall MSHR hits 3919079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses 3929079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::total 313 # number of ReadReq MSHR misses 3939079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses 3949079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::total 313 # number of demand (read+write) MSHR misses 3959079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses 3969079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::total 313 # number of overall MSHR misses 3979079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11060000 # number of ReadReq MSHR miss cycles 3989079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 11060000 # number of ReadReq MSHR miss cycles 3999079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 11060000 # number of demand (read+write) MSHR miss cycles 4009079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::total 11060000 # number of demand (read+write) MSHR miss cycles 4019079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 11060000 # number of overall MSHR miss cycles 4029079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::total 11060000 # number of overall MSHR miss cycles 4039079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for ReadReq accesses 4049079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.137341 # mshr miss rate for ReadReq accesses 4059079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for demand accesses 4069079SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.137341 # mshr miss rate for demand accesses 4079079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.137341 # mshr miss rate for overall accesses 4089079SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.137341 # mshr miss rate for overall accesses 4099079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35335.463259 # average ReadReq mshr miss latency 4109079SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35335.463259 # average ReadReq mshr miss latency 4119079SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35335.463259 # average overall mshr miss latency 4129079SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 35335.463259 # average overall mshr miss latency 4139079SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35335.463259 # average overall mshr miss latency 4149079SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 35335.463259 # average overall mshr miss latency 4158428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 4168428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 4179079SAli.Saidi@ARM.comsystem.cpu.dcache.tagsinuse 109.846299 # Cycle average of tags in use 4189079SAli.Saidi@ARM.comsystem.cpu.dcache.total_refs 2275 # Total number of references to valid blocks. 4199079SAli.Saidi@ARM.comsystem.cpu.dcache.sampled_refs 176 # Sample count of references to valid blocks. 4209079SAli.Saidi@ARM.comsystem.cpu.dcache.avg_refs 12.926136 # Average number of references to valid blocks. 4218428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4229079SAli.Saidi@ARM.comsystem.cpu.dcache.occ_blocks::cpu.data 109.846299 # Average occupied blocks per requestor 4238844SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::cpu.data 0.026818 # Average percentage of cache occupancy 4248844SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::total 0.026818 # Average percentage of cache occupancy 4259079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1766 # number of ReadReq hits 4269079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::total 1766 # number of ReadReq hits 4278835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::cpu.data 509 # number of WriteReq hits 4288835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::total 509 # number of WriteReq hits 4299079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::cpu.data 2275 # number of demand (read+write) hits 4309079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::total 2275 # number of demand (read+write) hits 4319079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::cpu.data 2275 # number of overall hits 4329079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::total 2275 # number of overall hits 4339079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::cpu.data 146 # number of ReadReq misses 4349079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::total 146 # number of ReadReq misses 4358835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::cpu.data 356 # number of WriteReq misses 4368835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::total 356 # number of WriteReq misses 4379079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::cpu.data 502 # number of demand (read+write) misses 4389079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::total 502 # number of demand (read+write) misses 4399079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::cpu.data 502 # number of overall misses 4409079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::total 502 # number of overall misses 4419079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5337000 # number of ReadReq miss cycles 4429079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::total 5337000 # number of ReadReq miss cycles 4439079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 12518000 # number of WriteReq miss cycles 4449079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::total 12518000 # number of WriteReq miss cycles 4459079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::cpu.data 17855000 # number of demand (read+write) miss cycles 4469079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::total 17855000 # number of demand (read+write) miss cycles 4479079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::cpu.data 17855000 # number of overall miss cycles 4489079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::total 17855000 # number of overall miss cycles 4499079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1912 # number of ReadReq accesses(hits+misses) 4509079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::total 1912 # number of ReadReq accesses(hits+misses) 4518835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 4528835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 4539079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::cpu.data 2777 # number of demand (read+write) accesses 4549079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::total 2777 # number of demand (read+write) accesses 4559079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::cpu.data 2777 # number of overall (read+write) accesses 4569079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::total 2777 # number of overall (read+write) accesses 4579079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076360 # miss rate for ReadReq accesses 4589079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.076360 # miss rate for ReadReq accesses 4598835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.411561 # miss rate for WriteReq accesses 4609055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_miss_rate::total 0.411561 # miss rate for WriteReq accesses 4619079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.180771 # miss rate for demand accesses 4629079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_rate::total 0.180771 # miss rate for demand accesses 4639079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.180771 # miss rate for overall accesses 4649079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_rate::total 0.180771 # miss rate for overall accesses 4659079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36554.794521 # average ReadReq miss latency 4669079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 36554.794521 # average ReadReq miss latency 4679079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35162.921348 # average WriteReq miss latency 4689079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 35162.921348 # average WriteReq miss latency 4699079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 35567.729084 # average overall miss latency 4709079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_miss_latency::total 35567.729084 # average overall miss latency 4719079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 35567.729084 # average overall miss latency 4729079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_miss_latency::total 35567.729084 # average overall miss latency 4738428SN/Asystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4748428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4758428SN/Asystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 4768428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 4778983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 4788983Snate@binkert.orgsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 4798428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 4808428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 4819079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 42 # number of ReadReq MSHR hits 4829079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::total 42 # number of ReadReq MSHR hits 4838844SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 284 # number of WriteReq MSHR hits 4848844SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::total 284 # number of WriteReq MSHR hits 4859079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 326 # number of demand (read+write) MSHR hits 4869079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::total 326 # number of demand (read+write) MSHR hits 4879079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 326 # number of overall MSHR hits 4889079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::total 326 # number of overall MSHR hits 4898844SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 104 # number of ReadReq MSHR misses 4908844SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::total 104 # number of ReadReq MSHR misses 4918844SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses 4928844SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 72 # number of WriteReq MSHR misses 4938844SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 176 # number of demand (read+write) MSHR misses 4948844SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::total 176 # number of demand (read+write) MSHR misses 4958844SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 176 # number of overall MSHR misses 4968844SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::total 176 # number of overall MSHR misses 4979079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3764000 # number of ReadReq MSHR miss cycles 4989079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3764000 # number of ReadReq MSHR miss cycles 4999079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2575000 # number of WriteReq MSHR miss cycles 5009079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2575000 # number of WriteReq MSHR miss cycles 5019079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 6339000 # number of demand (read+write) MSHR miss cycles 5029079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::total 6339000 # number of demand (read+write) MSHR miss cycles 5039079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 6339000 # number of overall MSHR miss cycles 5049079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::total 6339000 # number of overall MSHR miss cycles 5059079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054393 # mshr miss rate for ReadReq accesses 5069079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054393 # mshr miss rate for ReadReq accesses 5078844SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses 5089055Ssaidi@eecs.umich.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses 5099079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063378 # mshr miss rate for demand accesses 5109079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.063378 # mshr miss rate for demand accesses 5119079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063378 # mshr miss rate for overall accesses 5129079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.063378 # mshr miss rate for overall accesses 5139079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36192.307692 # average ReadReq mshr miss latency 5149079SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36192.307692 # average ReadReq mshr miss latency 5159079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35763.888889 # average WriteReq mshr miss latency 5169079SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35763.888889 # average WriteReq mshr miss latency 5179079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36017.045455 # average overall mshr miss latency 5189079SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 36017.045455 # average overall mshr miss latency 5199079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36017.045455 # average overall mshr miss latency 5209079SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 36017.045455 # average overall mshr miss latency 5218428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 5228428SN/Asystem.cpu.l2cache.replacements 0 # number of replacements 5239079SAli.Saidi@ARM.comsystem.cpu.l2cache.tagsinuse 224.380125 # Cycle average of tags in use 5248428SN/Asystem.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. 5259079SAli.Saidi@ARM.comsystem.cpu.l2cache.sampled_refs 416 # Sample count of references to valid blocks. 5269079SAli.Saidi@ARM.comsystem.cpu.l2cache.avg_refs 0.002404 # Average number of references to valid blocks. 5278428SN/Asystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 5289079SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.inst 161.620273 # Average occupied blocks per requestor 5299079SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.data 62.759852 # Average occupied blocks per requestor 5309079SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004932 # Average percentage of cache occupancy 5319079SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001915 # Average percentage of cache occupancy 5329079SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::total 0.006848 # Average percentage of cache occupancy 5338835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 5348835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 5358835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 5368835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 5378835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 5388835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 1 # number of overall hits 5399079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 312 # number of ReadReq misses 5408844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 104 # number of ReadReq misses 5419079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::total 416 # number of ReadReq misses 5428844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses 5438844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses 5449079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.inst 312 # number of demand (read+write) misses 5458844SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.data 176 # number of demand (read+write) misses 5469079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::total 488 # number of demand (read+write) misses 5479079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.inst 312 # number of overall misses 5488844SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.data 176 # number of overall misses 5499079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::total 488 # number of overall misses 5509079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 10703000 # number of ReadReq miss cycles 5519079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 3603500 # number of ReadReq miss cycles 5529079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::total 14306500 # number of ReadReq miss cycles 5539079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2489000 # number of ReadExReq miss cycles 5549079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 2489000 # number of ReadExReq miss cycles 5559079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 10703000 # number of demand (read+write) miss cycles 5569079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 6092500 # number of demand (read+write) miss cycles 5579079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::total 16795500 # number of demand (read+write) miss cycles 5589079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 10703000 # number of overall miss cycles 5599079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 6092500 # number of overall miss cycles 5609079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::total 16795500 # number of overall miss cycles 5619079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 313 # number of ReadReq accesses(hits+misses) 5628844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 104 # number of ReadReq accesses(hits+misses) 5639079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::total 417 # number of ReadReq accesses(hits+misses) 5648844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) 5658844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) 5669079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.inst 313 # number of demand (read+write) accesses 5678844SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.data 176 # number of demand (read+write) accesses 5689079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::total 489 # number of demand (read+write) accesses 5699079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.inst 313 # number of overall (read+write) accesses 5708844SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.data 176 # number of overall (read+write) accesses 5719079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::total 489 # number of overall (read+write) accesses 5729079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadReq accesses 5738835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 5749079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.997602 # miss rate for ReadReq accesses 5758835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 5769055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 5779079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses 5788835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 5799079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::total 0.997955 # miss rate for demand accesses 5809079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses 5818835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 5829079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::total 0.997955 # miss rate for overall accesses 5839079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34304.487179 # average ReadReq miss latency 5849079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34649.038462 # average ReadReq miss latency 5859079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 34390.625000 # average ReadReq miss latency 5869079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34569.444444 # average ReadExReq miss latency 5879079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 34569.444444 # average ReadExReq miss latency 5889079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34304.487179 # average overall miss latency 5899079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 34616.477273 # average overall miss latency 5909079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::total 34417.008197 # average overall miss latency 5919079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34304.487179 # average overall miss latency 5929079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 34616.477273 # average overall miss latency 5939079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::total 34417.008197 # average overall miss latency 5948428SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5958428SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5968428SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 5978428SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 5988983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 5998983Snate@binkert.orgsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 6008428SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 6018428SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 6029079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 312 # number of ReadReq MSHR misses 6038844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 104 # number of ReadReq MSHR misses 6049079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 416 # number of ReadReq MSHR misses 6058844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses 6068844SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses 6079079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 312 # number of demand (read+write) MSHR misses 6088844SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 176 # number of demand (read+write) MSHR misses 6099079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::total 488 # number of demand (read+write) MSHR misses 6109079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 312 # number of overall MSHR misses 6118844SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 176 # number of overall MSHR misses 6129079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::total 488 # number of overall MSHR misses 6139079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 9702500 # number of ReadReq MSHR miss cycles 6149079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3275000 # number of ReadReq MSHR miss cycles 6159079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 12977500 # number of ReadReq MSHR miss cycles 6169079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2264500 # number of ReadExReq MSHR miss cycles 6179079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2264500 # number of ReadExReq MSHR miss cycles 6189079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9702500 # number of demand (read+write) MSHR miss cycles 6199079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5539500 # number of demand (read+write) MSHR miss cycles 6209079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 15242000 # number of demand (read+write) MSHR miss cycles 6219079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9702500 # number of overall MSHR miss cycles 6229079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5539500 # number of overall MSHR miss cycles 6239079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 15242000 # number of overall MSHR miss cycles 6249079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadReq accesses 6258835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 6269079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997602 # mshr miss rate for ReadReq accesses 6278835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 6289055Ssaidi@eecs.umich.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 6299079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses 6308835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 6319079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.997955 # mshr miss rate for demand accesses 6329079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses 6338835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 6349079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.997955 # mshr miss rate for overall accesses 6359079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31097.756410 # average ReadReq mshr miss latency 6369079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31490.384615 # average ReadReq mshr miss latency 6379079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31195.913462 # average ReadReq mshr miss latency 6389079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31451.388889 # average ReadExReq mshr miss latency 6399079SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31451.388889 # average ReadExReq mshr miss latency 6409079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31097.756410 # average overall mshr miss latency 6419079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31474.431818 # average overall mshr miss latency 6429079SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 31233.606557 # average overall mshr miss latency 6439079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31097.756410 # average overall mshr miss latency 6449079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31474.431818 # average overall mshr miss latency 6459079SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 31233.606557 # average overall mshr miss latency 6468428SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 6473096SN/A 6483096SN/A---------- End Simulation Statistics ---------- 649