stats.txt revision 8835
13096SN/A 23096SN/A---------- Begin Simulation Statistics ---------- 35520SN/Asim_seconds 0.000012 # Number of seconds simulated 48546SN/Asim_ticks 12004500 # Number of ticks simulated 58721SN/Afinal_tick 12004500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 68428SN/Asim_freq 1000000000000 # Frequency of simulated ticks 78835SAli.Saidi@ARM.comhost_inst_rate 42281 # Simulator instruction rate (inst/s) 88835SAli.Saidi@ARM.comhost_op_rate 42276 # Simulator op (including micro ops) rate (op/s) 98835SAli.Saidi@ARM.comhost_tick_rate 79460110 # Simulator tick rate (ticks/s) 108835SAli.Saidi@ARM.comhost_mem_usage 210060 # Number of bytes of host memory used 118835SAli.Saidi@ARM.comhost_seconds 0.15 # Real time elapsed on the host 128428SN/Asim_insts 6386 # Number of instructions simulated 138835SAli.Saidi@ARM.comsim_ops 6386 # Number of ops (including micro ops) simulated 148721SN/Asystem.physmem.bytes_read 31040 # Number of bytes read from this memory 158721SN/Asystem.physmem.bytes_inst_read 19904 # Number of instructions bytes read from this memory 168721SN/Asystem.physmem.bytes_written 0 # Number of bytes written to this memory 178721SN/Asystem.physmem.num_reads 485 # Number of read requests responded to by this memory 188721SN/Asystem.physmem.num_writes 0 # Number of write requests responded to by this memory 198721SN/Asystem.physmem.num_other 0 # Number of other requests responded to by this memory 208721SN/Asystem.physmem.bw_read 2585697030 # Total read bandwidth from this memory (bytes/s) 218721SN/Asystem.physmem.bw_inst_read 1658044900 # Instruction read bandwidth from this memory (bytes/s) 228721SN/Asystem.physmem.bw_total 2585697030 # Total bandwidth to/from this memory (bytes/s) 238428SN/Asystem.cpu.dtb.fetch_hits 0 # ITB hits 248428SN/Asystem.cpu.dtb.fetch_misses 0 # ITB misses 258428SN/Asystem.cpu.dtb.fetch_acv 0 # ITB acv 268428SN/Asystem.cpu.dtb.fetch_accesses 0 # ITB accesses 278517SN/Asystem.cpu.dtb.read_hits 1860 # DTB read hits 288546SN/Asystem.cpu.dtb.read_misses 44 # DTB read misses 298428SN/Asystem.cpu.dtb.read_acv 0 # DTB read access violations 308546SN/Asystem.cpu.dtb.read_accesses 1904 # DTB read accesses 318546SN/Asystem.cpu.dtb.write_hits 1041 # DTB write hits 328464SN/Asystem.cpu.dtb.write_misses 28 # DTB write misses 338428SN/Asystem.cpu.dtb.write_acv 0 # DTB write access violations 348546SN/Asystem.cpu.dtb.write_accesses 1069 # DTB write accesses 358546SN/Asystem.cpu.dtb.data_hits 2901 # DTB hits 368546SN/Asystem.cpu.dtb.data_misses 72 # DTB misses 378428SN/Asystem.cpu.dtb.data_acv 0 # DTB access violations 388546SN/Asystem.cpu.dtb.data_accesses 2973 # DTB accesses 398546SN/Asystem.cpu.itb.fetch_hits 2039 # ITB hits 408464SN/Asystem.cpu.itb.fetch_misses 29 # ITB misses 418428SN/Asystem.cpu.itb.fetch_acv 0 # ITB acv 428546SN/Asystem.cpu.itb.fetch_accesses 2068 # ITB accesses 438428SN/Asystem.cpu.itb.read_hits 0 # DTB read hits 448428SN/Asystem.cpu.itb.read_misses 0 # DTB read misses 458428SN/Asystem.cpu.itb.read_acv 0 # DTB read access violations 468428SN/Asystem.cpu.itb.read_accesses 0 # DTB read accesses 478428SN/Asystem.cpu.itb.write_hits 0 # DTB write hits 488428SN/Asystem.cpu.itb.write_misses 0 # DTB write misses 498428SN/Asystem.cpu.itb.write_acv 0 # DTB write access violations 508428SN/Asystem.cpu.itb.write_accesses 0 # DTB write accesses 518428SN/Asystem.cpu.itb.data_hits 0 # DTB hits 528428SN/Asystem.cpu.itb.data_misses 0 # DTB misses 538428SN/Asystem.cpu.itb.data_acv 0 # DTB access violations 548428SN/Asystem.cpu.itb.data_accesses 0 # DTB accesses 558428SN/Asystem.cpu.workload.num_syscalls 17 # Number of system calls 568546SN/Asystem.cpu.numCycles 24010 # number of cpu cycles simulated 578428SN/Asystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 588428SN/Asystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 598546SN/Asystem.cpu.BPredUnit.lookups 2507 # Number of BP lookups 608546SN/Asystem.cpu.BPredUnit.condPredicted 1457 # Number of conditional branches predicted 618546SN/Asystem.cpu.BPredUnit.condIncorrect 459 # Number of conditional branches incorrect 628546SN/Asystem.cpu.BPredUnit.BTBLookups 1937 # Number of BTB lookups 638546SN/Asystem.cpu.BPredUnit.BTBHits 718 # Number of BTB hits 648428SN/Asystem.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 658517SN/Asystem.cpu.BPredUnit.usedRAS 373 # Number of times the RAS was used to get a target. 668464SN/Asystem.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions. 678517SN/Asystem.cpu.fetch.icacheStallCycles 7150 # Number of cycles fetch is stalled on an Icache miss 688546SN/Asystem.cpu.fetch.Insts 14456 # Number of instructions fetch has processed 698546SN/Asystem.cpu.fetch.Branches 2507 # Number of branches that fetch encountered 708546SN/Asystem.cpu.fetch.predictedBranches 1091 # Number of branches that fetch has predicted taken 718517SN/Asystem.cpu.fetch.Cycles 2619 # Number of cycles fetch has run and was not squashing or blocked 728546SN/Asystem.cpu.fetch.SquashCycles 1556 # Number of cycles fetch has spent squashing 738464SN/Asystem.cpu.fetch.BlockedCycles 1112 # Number of cycles fetch has spent blocked 748464SN/Asystem.cpu.fetch.MiscStallCycles 24 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 758464SN/Asystem.cpu.fetch.PendingTrapStallCycles 631 # Number of stall cycles due to pending traps 768546SN/Asystem.cpu.fetch.CacheLines 2039 # Number of cache lines fetched 778546SN/Asystem.cpu.fetch.IcacheSquashes 318 # Number of outstanding Icache misses that were squashed 788546SN/Asystem.cpu.fetch.rateDist::samples 12592 # Number of instructions fetched each cycle (Total) 798546SN/Asystem.cpu.fetch.rateDist::mean 1.148030 # Number of instructions fetched each cycle (Total) 808546SN/Asystem.cpu.fetch.rateDist::stdev 2.530696 # Number of instructions fetched each cycle (Total) 816291SN/Asystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 828546SN/Asystem.cpu.fetch.rateDist::0 9973 79.20% 79.20% # Number of instructions fetched each cycle (Total) 838546SN/Asystem.cpu.fetch.rateDist::1 274 2.18% 81.38% # Number of instructions fetched each cycle (Total) 848546SN/Asystem.cpu.fetch.rateDist::2 224 1.78% 83.16% # Number of instructions fetched each cycle (Total) 858546SN/Asystem.cpu.fetch.rateDist::3 222 1.76% 84.92% # Number of instructions fetched each cycle (Total) 868546SN/Asystem.cpu.fetch.rateDist::4 234 1.86% 86.78% # Number of instructions fetched each cycle (Total) 878546SN/Asystem.cpu.fetch.rateDist::5 178 1.41% 88.19% # Number of instructions fetched each cycle (Total) 888546SN/Asystem.cpu.fetch.rateDist::6 257 2.04% 90.23% # Number of instructions fetched each cycle (Total) 898546SN/Asystem.cpu.fetch.rateDist::7 140 1.11% 91.34% # Number of instructions fetched each cycle (Total) 908546SN/Asystem.cpu.fetch.rateDist::8 1090 8.66% 100.00% # Number of instructions fetched each cycle (Total) 916291SN/Asystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 926291SN/Asystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 936291SN/Asystem.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 948546SN/Asystem.cpu.fetch.rateDist::total 12592 # Number of instructions fetched each cycle (Total) 958546SN/Asystem.cpu.fetch.branchRate 0.104415 # Number of branch fetches per cycle 968546SN/Asystem.cpu.fetch.rate 0.602082 # Number of inst fetches per cycle 978546SN/Asystem.cpu.decode.IdleCycles 7970 # Number of cycles decode is idle 988464SN/Asystem.cpu.decode.BlockedCycles 1126 # Number of cycles decode is blocked 998546SN/Asystem.cpu.decode.RunCycles 2449 # Number of cycles decode is running 1008464SN/Asystem.cpu.decode.UnblockCycles 69 # Number of cycles decode is unblocking 1018546SN/Asystem.cpu.decode.SquashCycles 978 # Number of cycles decode is squashing 1028517SN/Asystem.cpu.decode.BranchResolved 214 # Number of times decode resolved a branch 1038464SN/Asystem.cpu.decode.BranchMispred 85 # Number of times decode detected a branch misprediction 1048546SN/Asystem.cpu.decode.DecodedInsts 13378 # Number of instructions handled by decode 1058464SN/Asystem.cpu.decode.SquashedInsts 215 # Number of squashed instructions handled by decode 1068546SN/Asystem.cpu.rename.SquashCycles 978 # Number of cycles rename is squashing 1078517SN/Asystem.cpu.rename.IdleCycles 8160 # Number of cycles rename is idle 1088464SN/Asystem.cpu.rename.BlockCycles 432 # Number of cycles rename is blocking 1098464SN/Asystem.cpu.rename.serializeStallCycles 358 # count of cycles rename stalled for serializing inst 1108517SN/Asystem.cpu.rename.RunCycles 2318 # Number of cycles rename is running 1118464SN/Asystem.cpu.rename.UnblockCycles 346 # Number of cycles rename is unblocking 1128546SN/Asystem.cpu.rename.RenamedInsts 12829 # Number of instructions processed by rename 1138464SN/Asystem.cpu.rename.IQFullEvents 11 # Number of times rename has blocked due to IQ full 1148464SN/Asystem.cpu.rename.LSQFullEvents 291 # Number of times rename has blocked due to LSQ full 1158546SN/Asystem.cpu.rename.RenamedOperands 9573 # Number of destination operands rename has renamed 1168546SN/Asystem.cpu.rename.RenameLookups 16037 # Number of register rename lookups that rename has made 1178546SN/Asystem.cpu.rename.int_rename_lookups 16020 # Number of integer rename lookups 1188428SN/Asystem.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups 1198428SN/Asystem.cpu.rename.CommittedMaps 4583 # Number of HB maps that are committed 1208546SN/Asystem.cpu.rename.UndoneMaps 4990 # Number of HB maps that are undone due to squashing 1218428SN/Asystem.cpu.rename.serializingInsts 28 # count of serializing insts renamed 1228428SN/Asystem.cpu.rename.tempSerializingInsts 22 # count of temporary serializing insts renamed 1238464SN/Asystem.cpu.rename.skidInsts 881 # count of insts added to the skid buffer 1248546SN/Asystem.cpu.memDep0.insertedLoads 2391 # Number of loads inserted to the mem dependence unit. 1258546SN/Asystem.cpu.memDep0.insertedStores 1271 # Number of stores inserted to the mem dependence unit. 1268464SN/Asystem.cpu.memDep0.conflictingLoads 4 # Number of conflicting loads. 1278428SN/Asystem.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. 1288546SN/Asystem.cpu.iq.iqInstsAdded 11558 # Number of instructions added to the IQ (excludes non-spec) 1298464SN/Asystem.cpu.iq.iqNonSpecInstsAdded 27 # Number of non-speculative instructions added to the IQ 1308546SN/Asystem.cpu.iq.iqInstsIssued 9757 # Number of instructions issued 1318546SN/Asystem.cpu.iq.iqSquashedInstsIssued 47 # Number of squashed instructions issued 1328546SN/Asystem.cpu.iq.iqSquashedInstsExamined 4883 # Number of squashed instructions iterated over during squash; mainly for profiling 1338546SN/Asystem.cpu.iq.iqSquashedOperandsExamined 2853 # Number of squashed operands that are examined and possibly removed from graph 1348464SN/Asystem.cpu.iq.iqSquashedNonSpecRemoved 10 # Number of squashed non-spec instructions that were removed 1358546SN/Asystem.cpu.iq.issued_per_cycle::samples 12592 # Number of insts issued each cycle 1368546SN/Asystem.cpu.iq.issued_per_cycle::mean 0.774857 # Number of insts issued each cycle 1378546SN/Asystem.cpu.iq.issued_per_cycle::stdev 1.395692 # Number of insts issued each cycle 1388428SN/Asystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 1398546SN/Asystem.cpu.iq.issued_per_cycle::0 8510 67.58% 67.58% # Number of insts issued each cycle 1408546SN/Asystem.cpu.iq.issued_per_cycle::1 1462 11.61% 79.19% # Number of insts issued each cycle 1418546SN/Asystem.cpu.iq.issued_per_cycle::2 1072 8.51% 87.71% # Number of insts issued each cycle 1428517SN/Asystem.cpu.iq.issued_per_cycle::3 685 5.44% 93.15% # Number of insts issued each cycle 1438546SN/Asystem.cpu.iq.issued_per_cycle::4 440 3.49% 96.64% # Number of insts issued each cycle 1448546SN/Asystem.cpu.iq.issued_per_cycle::5 254 2.02% 98.66% # Number of insts issued each cycle 1458546SN/Asystem.cpu.iq.issued_per_cycle::6 128 1.02% 99.67% # Number of insts issued each cycle 1468546SN/Asystem.cpu.iq.issued_per_cycle::7 30 0.24% 99.91% # Number of insts issued each cycle 1478546SN/Asystem.cpu.iq.issued_per_cycle::8 11 0.09% 100.00% # Number of insts issued each cycle 1488428SN/Asystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 1498428SN/Asystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 1508428SN/Asystem.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 1518546SN/Asystem.cpu.iq.issued_per_cycle::total 12592 # Number of insts issued each cycle 1528428SN/Asystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 1538546SN/Asystem.cpu.iq.fu_full::IntAlu 13 12.26% 12.26% # attempts to use FU when none available 1548546SN/Asystem.cpu.iq.fu_full::IntMult 0 0.00% 12.26% # attempts to use FU when none available 1558546SN/Asystem.cpu.iq.fu_full::IntDiv 0 0.00% 12.26% # attempts to use FU when none available 1568546SN/Asystem.cpu.iq.fu_full::FloatAdd 0 0.00% 12.26% # attempts to use FU when none available 1578546SN/Asystem.cpu.iq.fu_full::FloatCmp 0 0.00% 12.26% # attempts to use FU when none available 1588546SN/Asystem.cpu.iq.fu_full::FloatCvt 0 0.00% 12.26% # attempts to use FU when none available 1598546SN/Asystem.cpu.iq.fu_full::FloatMult 0 0.00% 12.26% # attempts to use FU when none available 1608546SN/Asystem.cpu.iq.fu_full::FloatDiv 0 0.00% 12.26% # attempts to use FU when none available 1618546SN/Asystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 12.26% # attempts to use FU when none available 1628546SN/Asystem.cpu.iq.fu_full::SimdAdd 0 0.00% 12.26% # attempts to use FU when none available 1638546SN/Asystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 12.26% # attempts to use FU when none available 1648546SN/Asystem.cpu.iq.fu_full::SimdAlu 0 0.00% 12.26% # attempts to use FU when none available 1658546SN/Asystem.cpu.iq.fu_full::SimdCmp 0 0.00% 12.26% # attempts to use FU when none available 1668546SN/Asystem.cpu.iq.fu_full::SimdCvt 0 0.00% 12.26% # attempts to use FU when none available 1678546SN/Asystem.cpu.iq.fu_full::SimdMisc 0 0.00% 12.26% # attempts to use FU when none available 1688546SN/Asystem.cpu.iq.fu_full::SimdMult 0 0.00% 12.26% # attempts to use FU when none available 1698546SN/Asystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 12.26% # attempts to use FU when none available 1708546SN/Asystem.cpu.iq.fu_full::SimdShift 0 0.00% 12.26% # attempts to use FU when none available 1718546SN/Asystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 12.26% # attempts to use FU when none available 1728546SN/Asystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 12.26% # attempts to use FU when none available 1738546SN/Asystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 12.26% # attempts to use FU when none available 1748546SN/Asystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 12.26% # attempts to use FU when none available 1758546SN/Asystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 12.26% # attempts to use FU when none available 1768546SN/Asystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 12.26% # attempts to use FU when none available 1778546SN/Asystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 12.26% # attempts to use FU when none available 1788546SN/Asystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 12.26% # attempts to use FU when none available 1798546SN/Asystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 12.26% # attempts to use FU when none available 1808546SN/Asystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.26% # attempts to use FU when none available 1818546SN/Asystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 12.26% # attempts to use FU when none available 1828546SN/Asystem.cpu.iq.fu_full::MemRead 54 50.94% 63.21% # attempts to use FU when none available 1838546SN/Asystem.cpu.iq.fu_full::MemWrite 39 36.79% 100.00% # attempts to use FU when none available 1848428SN/Asystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 1858428SN/Asystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 1868241SN/Asystem.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued 1878546SN/Asystem.cpu.iq.FU_type_0::IntAlu 6575 67.39% 67.41% # Type of FU issued 1888546SN/Asystem.cpu.iq.FU_type_0::IntMult 1 0.01% 67.42% # Type of FU issued 1898546SN/Asystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.42% # Type of FU issued 1908546SN/Asystem.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.44% # Type of FU issued 1918546SN/Asystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.44% # Type of FU issued 1928546SN/Asystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.44% # Type of FU issued 1938546SN/Asystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.44% # Type of FU issued 1948546SN/Asystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.44% # Type of FU issued 1958546SN/Asystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.44% # Type of FU issued 1968546SN/Asystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.44% # Type of FU issued 1978546SN/Asystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.44% # Type of FU issued 1988546SN/Asystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.44% # Type of FU issued 1998546SN/Asystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.44% # Type of FU issued 2008546SN/Asystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.44% # Type of FU issued 2018546SN/Asystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.44% # Type of FU issued 2028546SN/Asystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.44% # Type of FU issued 2038546SN/Asystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.44% # Type of FU issued 2048546SN/Asystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.44% # Type of FU issued 2058546SN/Asystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.44% # Type of FU issued 2068546SN/Asystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.44% # Type of FU issued 2078546SN/Asystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.44% # Type of FU issued 2088546SN/Asystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.44% # Type of FU issued 2098546SN/Asystem.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.44% # Type of FU issued 2108546SN/Asystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.44% # Type of FU issued 2118546SN/Asystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.44% # Type of FU issued 2128546SN/Asystem.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.44% # Type of FU issued 2138546SN/Asystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.44% # Type of FU issued 2148546SN/Asystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.44% # Type of FU issued 2158546SN/Asystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.44% # Type of FU issued 2168546SN/Asystem.cpu.iq.FU_type_0::MemRead 2074 21.26% 88.70% # Type of FU issued 2178546SN/Asystem.cpu.iq.FU_type_0::MemWrite 1103 11.30% 100.00% # Type of FU issued 2188241SN/Asystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 2198241SN/Asystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 2208546SN/Asystem.cpu.iq.FU_type_0::total 9757 # Type of FU issued 2218546SN/Asystem.cpu.iq.rate 0.406372 # Inst issue rate 2228546SN/Asystem.cpu.iq.fu_busy_cnt 106 # FU busy when requested 2238546SN/Asystem.cpu.iq.fu_busy_rate 0.010864 # FU busy rate (busy events/executed inst) 2248546SN/Asystem.cpu.iq.int_inst_queue_reads 32238 # Number of integer instruction queue reads 2258546SN/Asystem.cpu.iq.int_inst_queue_writes 16474 # Number of integer instruction queue writes 2268546SN/Asystem.cpu.iq.int_inst_queue_wakeup_accesses 8982 # Number of integer instruction queue wakeup accesses 2278428SN/Asystem.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads 2288428SN/Asystem.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes 2298428SN/Asystem.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses 2308517SN/Asystem.cpu.iq.int_alu_accesses 9850 # Number of integer alu accesses 2318428SN/Asystem.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses 2328517SN/Asystem.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores 2338428SN/Asystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 2348546SN/Asystem.cpu.iew.lsq.thread0.squashedLoads 1206 # Number of loads squashed 2358464SN/Asystem.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed 2368546SN/Asystem.cpu.iew.lsq.thread0.memOrderViolation 17 # Number of memory ordering violations 2378546SN/Asystem.cpu.iew.lsq.thread0.squashedStores 406 # Number of stores squashed 2388428SN/Asystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 2398428SN/Asystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 2408428SN/Asystem.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled 2418428SN/Asystem.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked 2428428SN/Asystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 2438546SN/Asystem.cpu.iew.iewSquashCycles 978 # Number of cycles IEW is squashing 2448464SN/Asystem.cpu.iew.iewBlockCycles 150 # Number of cycles IEW is blocking 2458464SN/Asystem.cpu.iew.iewUnblockCycles 8 # Number of cycles IEW is unblocking 2468546SN/Asystem.cpu.iew.iewDispatchedInsts 11665 # Number of instructions dispatched to IQ 2478517SN/Asystem.cpu.iew.iewDispSquashedInsts 142 # Number of squashed instructions skipped by dispatch 2488546SN/Asystem.cpu.iew.iewDispLoadInsts 2391 # Number of dispatched load instructions 2498546SN/Asystem.cpu.iew.iewDispStoreInsts 1271 # Number of dispatched store instructions 2508464SN/Asystem.cpu.iew.iewDispNonSpecInsts 27 # Number of dispatched non-speculative instructions 2518464SN/Asystem.cpu.iew.iewIQFullEvents 5 # Number of times the IQ has become full, causing a stall 2528428SN/Asystem.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall 2538546SN/Asystem.cpu.iew.memOrderViolationEvents 17 # Number of memory order violations 2548546SN/Asystem.cpu.iew.predictedTakenIncorrect 120 # Number of branches that were predicted taken incorrectly 2558464SN/Asystem.cpu.iew.predictedNotTakenIncorrect 327 # Number of branches that were predicted not taken incorrectly 2568546SN/Asystem.cpu.iew.branchMispredicts 447 # Number of branch mispredicts detected at execute 2578546SN/Asystem.cpu.iew.iewExecutedInsts 9313 # Number of executed instructions 2588546SN/Asystem.cpu.iew.iewExecLoadInsts 1914 # Number of load instructions executed 2598546SN/Asystem.cpu.iew.iewExecSquashedInsts 444 # Number of squashed instructions skipped in execute 2608428SN/Asystem.cpu.iew.exec_swp 0 # number of swp insts executed 2618464SN/Asystem.cpu.iew.exec_nop 80 # number of nop insts executed 2628546SN/Asystem.cpu.iew.exec_refs 2985 # number of memory reference insts executed 2638517SN/Asystem.cpu.iew.exec_branches 1504 # Number of branches executed 2648546SN/Asystem.cpu.iew.exec_stores 1071 # Number of stores executed 2658546SN/Asystem.cpu.iew.exec_rate 0.387880 # Inst execution rate 2668546SN/Asystem.cpu.iew.wb_sent 9119 # cumulative count of insts sent to commit 2678546SN/Asystem.cpu.iew.wb_count 8992 # cumulative count of insts written-back 2688546SN/Asystem.cpu.iew.wb_producers 4719 # num instructions producing a value 2698546SN/Asystem.cpu.iew.wb_consumers 6404 # num instructions consuming a value 2708428SN/Asystem.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 2718546SN/Asystem.cpu.iew.wb_rate 0.374511 # insts written-back per cycle 2728546SN/Asystem.cpu.iew.wb_fanout 0.736883 # average fanout of values written-back 2738428SN/Asystem.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 2748428SN/Asystem.cpu.commit.commitCommittedInsts 6403 # The number of committed instructions 2758835SAli.Saidi@ARM.comsystem.cpu.commit.commitCommittedOps 6403 # The number of committed instructions 2768546SN/Asystem.cpu.commit.commitSquashedInsts 5259 # The number of squashed insts skipped by commit 2778428SN/Asystem.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards 2788546SN/Asystem.cpu.commit.branchMispredicts 381 # The number of times a branch was mispredicted 2798517SN/Asystem.cpu.commit.committed_per_cycle::samples 11614 # Number of insts commited each cycle 2808517SN/Asystem.cpu.commit.committed_per_cycle::mean 0.551317 # Number of insts commited each cycle 2818546SN/Asystem.cpu.commit.committed_per_cycle::stdev 1.413084 # Number of insts commited each cycle 2828428SN/Asystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 2838517SN/Asystem.cpu.commit.committed_per_cycle::0 8938 76.96% 76.96% # Number of insts commited each cycle 2848517SN/Asystem.cpu.commit.committed_per_cycle::1 1410 12.14% 89.10% # Number of insts commited each cycle 2858517SN/Asystem.cpu.commit.committed_per_cycle::2 462 3.98% 93.08% # Number of insts commited each cycle 2868546SN/Asystem.cpu.commit.committed_per_cycle::3 240 2.07% 95.14% # Number of insts commited each cycle 2878546SN/Asystem.cpu.commit.committed_per_cycle::4 159 1.37% 96.51% # Number of insts commited each cycle 2888517SN/Asystem.cpu.commit.committed_per_cycle::5 87 0.75% 97.26% # Number of insts commited each cycle 2898517SN/Asystem.cpu.commit.committed_per_cycle::6 110 0.95% 98.21% # Number of insts commited each cycle 2908546SN/Asystem.cpu.commit.committed_per_cycle::7 46 0.40% 98.61% # Number of insts commited each cycle 2918546SN/Asystem.cpu.commit.committed_per_cycle::8 162 1.39% 100.00% # Number of insts commited each cycle 2928428SN/Asystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 2938428SN/Asystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 2948428SN/Asystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 2958517SN/Asystem.cpu.commit.committed_per_cycle::total 11614 # Number of insts commited each cycle 2968835SAli.Saidi@ARM.comsystem.cpu.commit.committedInsts 6403 # Number of instructions committed 2978835SAli.Saidi@ARM.comsystem.cpu.commit.committedOps 6403 # Number of ops (including micro ops) committed 2988428SN/Asystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 2998428SN/Asystem.cpu.commit.refs 2050 # Number of memory references committed 3008428SN/Asystem.cpu.commit.loads 1185 # Number of loads committed 3018428SN/Asystem.cpu.commit.membars 0 # Number of memory barriers committed 3028428SN/Asystem.cpu.commit.branches 1051 # Number of branches committed 3038428SN/Asystem.cpu.commit.fp_insts 10 # Number of committed floating point instructions. 3048428SN/Asystem.cpu.commit.int_insts 6321 # Number of committed integer instructions. 3058428SN/Asystem.cpu.commit.function_calls 127 # Number of function calls committed. 3068546SN/Asystem.cpu.commit.bw_lim_events 162 # number cycles where commit BW limit reached 3078428SN/Asystem.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 3088546SN/Asystem.cpu.rob.rob_reads 22763 # The number of ROB reads 3098546SN/Asystem.cpu.rob.rob_writes 24313 # The number of ROB writes 3108464SN/Asystem.cpu.timesIdled 230 # Number of times that the entire CPU went into an idle state and unscheduled itself 3118546SN/Asystem.cpu.idleCycles 11418 # Total number of cycles that the CPU has spent unscheduled due to idling 3128428SN/Asystem.cpu.committedInsts 6386 # Number of Instructions Simulated 3138835SAli.Saidi@ARM.comsystem.cpu.committedOps 6386 # Number of Ops (including micro ops) Simulated 3148428SN/Asystem.cpu.committedInsts_total 6386 # Number of Instructions Simulated 3158546SN/Asystem.cpu.cpi 3.759787 # CPI: Cycles Per Instruction 3168546SN/Asystem.cpu.cpi_total 3.759787 # CPI: Total CPI of All Threads 3178546SN/Asystem.cpu.ipc 0.265973 # IPC: Instructions Per Cycle 3188546SN/Asystem.cpu.ipc_total 0.265973 # IPC: Total IPC of All Threads 3198546SN/Asystem.cpu.int_regfile_reads 11830 # number of integer regfile reads 3208517SN/Asystem.cpu.int_regfile_writes 6732 # number of integer regfile writes 3218428SN/Asystem.cpu.fp_regfile_reads 8 # number of floating regfile reads 3228428SN/Asystem.cpu.fp_regfile_writes 2 # number of floating regfile writes 3238428SN/Asystem.cpu.misc_regfile_reads 1 # number of misc regfile reads 3248428SN/Asystem.cpu.misc_regfile_writes 1 # number of misc regfile writes 3258428SN/Asystem.cpu.icache.replacements 0 # number of replacements 3268546SN/Asystem.cpu.icache.tagsinuse 160.112304 # Cycle average of tags in use 3278546SN/Asystem.cpu.icache.total_refs 1606 # Total number of references to valid blocks. 3288546SN/Asystem.cpu.icache.sampled_refs 312 # Sample count of references to valid blocks. 3298546SN/Asystem.cpu.icache.avg_refs 5.147436 # Average number of references to valid blocks. 3308428SN/Asystem.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 3318835SAli.Saidi@ARM.comsystem.cpu.icache.occ_blocks::cpu.inst 160.112304 # Average occupied blocks per requestor 3328835SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::cpu.inst 0.078180 # Average percentage of cache occupancy 3338835SAli.Saidi@ARM.comsystem.cpu.icache.occ_percent::total 0.078180 # Average percentage of cache occupancy 3348835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::cpu.inst 1606 # number of ReadReq hits 3358835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_hits::total 1606 # number of ReadReq hits 3368835SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::cpu.inst 1606 # number of demand (read+write) hits 3378835SAli.Saidi@ARM.comsystem.cpu.icache.demand_hits::total 1606 # number of demand (read+write) hits 3388835SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::cpu.inst 1606 # number of overall hits 3398835SAli.Saidi@ARM.comsystem.cpu.icache.overall_hits::total 1606 # number of overall hits 3408835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::cpu.inst 433 # number of ReadReq misses 3418835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_misses::total 433 # number of ReadReq misses 3428835SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::cpu.inst 433 # number of demand (read+write) misses 3438835SAli.Saidi@ARM.comsystem.cpu.icache.demand_misses::total 433 # number of demand (read+write) misses 3448835SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::cpu.inst 433 # number of overall misses 3458835SAli.Saidi@ARM.comsystem.cpu.icache.overall_misses::total 433 # number of overall misses 3468835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 15431000 # number of ReadReq miss cycles 3478835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_latency::total 15431000 # number of ReadReq miss cycles 3488835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::cpu.inst 15431000 # number of demand (read+write) miss cycles 3498835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_latency::total 15431000 # number of demand (read+write) miss cycles 3508835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::cpu.inst 15431000 # number of overall miss cycles 3518835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_latency::total 15431000 # number of overall miss cycles 3528835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2039 # number of ReadReq accesses(hits+misses) 3538835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_accesses::total 2039 # number of ReadReq accesses(hits+misses) 3548835SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::cpu.inst 2039 # number of demand (read+write) accesses 3558835SAli.Saidi@ARM.comsystem.cpu.icache.demand_accesses::total 2039 # number of demand (read+write) accesses 3568835SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::cpu.inst 2039 # number of overall (read+write) accesses 3578835SAli.Saidi@ARM.comsystem.cpu.icache.overall_accesses::total 2039 # number of overall (read+write) accesses 3588835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.212359 # miss rate for ReadReq accesses 3598835SAli.Saidi@ARM.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.212359 # miss rate for demand accesses 3608835SAli.Saidi@ARM.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.212359 # miss rate for overall accesses 3618835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35637.413395 # average ReadReq miss latency 3628835SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 35637.413395 # average overall miss latency 3638835SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 35637.413395 # average overall miss latency 3648428SN/Asystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 3658428SN/Asystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 3668428SN/Asystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 3678428SN/Asystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 3688428SN/Asystem.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 3698428SN/Asystem.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 3708428SN/Asystem.cpu.icache.fast_writes 0 # number of fast writes performed 3718428SN/Asystem.cpu.icache.cache_copies 0 # number of cache copies performed 3728835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 121 # number of ReadReq MSHR hits 3738835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_hits::total 121 # number of ReadReq MSHR hits 3748835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 121 # number of demand (read+write) MSHR hits 3758835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_hits::total 121 # number of demand (read+write) MSHR hits 3768835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 121 # number of overall MSHR hits 3778835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_hits::total 121 # number of overall MSHR hits 3788835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 312 # number of ReadReq MSHR misses 3798835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_misses::total 312 # number of ReadReq MSHR misses 3808835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 312 # number of demand (read+write) MSHR misses 3818835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_misses::total 312 # number of demand (read+write) MSHR misses 3828835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 312 # number of overall MSHR misses 3838835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_misses::total 312 # number of overall MSHR misses 3848835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11021000 # number of ReadReq MSHR miss cycles 3858835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 11021000 # number of ReadReq MSHR miss cycles 3868835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 11021000 # number of demand (read+write) MSHR miss cycles 3878835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_latency::total 11021000 # number of demand (read+write) MSHR miss cycles 3888835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 11021000 # number of overall MSHR miss cycles 3898835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_latency::total 11021000 # number of overall MSHR miss cycles 3908835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.153016 # mshr miss rate for ReadReq accesses 3918835SAli.Saidi@ARM.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.153016 # mshr miss rate for demand accesses 3928835SAli.Saidi@ARM.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.153016 # mshr miss rate for overall accesses 3938835SAli.Saidi@ARM.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35323.717949 # average ReadReq mshr miss latency 3948835SAli.Saidi@ARM.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35323.717949 # average overall mshr miss latency 3958835SAli.Saidi@ARM.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35323.717949 # average overall mshr miss latency 3968428SN/Asystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 3978428SN/Asystem.cpu.dcache.replacements 0 # number of replacements 3988546SN/Asystem.cpu.dcache.tagsinuse 109.290272 # Cycle average of tags in use 3998517SN/Asystem.cpu.dcache.total_refs 2154 # Total number of references to valid blocks. 4008428SN/Asystem.cpu.dcache.sampled_refs 174 # Sample count of references to valid blocks. 4018517SN/Asystem.cpu.dcache.avg_refs 12.379310 # Average number of references to valid blocks. 4028428SN/Asystem.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4038835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_blocks::cpu.data 109.290272 # Average occupied blocks per requestor 4048835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::cpu.data 0.026682 # Average percentage of cache occupancy 4058835SAli.Saidi@ARM.comsystem.cpu.dcache.occ_percent::total 0.026682 # Average percentage of cache occupancy 4068835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1645 # number of ReadReq hits 4078835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_hits::total 1645 # number of ReadReq hits 4088835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::cpu.data 509 # number of WriteReq hits 4098835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_hits::total 509 # number of WriteReq hits 4108835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::cpu.data 2154 # number of demand (read+write) hits 4118835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_hits::total 2154 # number of demand (read+write) hits 4128835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::cpu.data 2154 # number of overall hits 4138835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_hits::total 2154 # number of overall hits 4148835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::cpu.data 154 # number of ReadReq misses 4158835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_misses::total 154 # number of ReadReq misses 4168835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::cpu.data 356 # number of WriteReq misses 4178835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_misses::total 356 # number of WriteReq misses 4188835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::cpu.data 510 # number of demand (read+write) misses 4198835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_misses::total 510 # number of demand (read+write) misses 4208835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::cpu.data 510 # number of overall misses 4218835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_misses::total 510 # number of overall misses 4228835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 5497500 # number of ReadReq miss cycles 4238835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_latency::total 5497500 # number of ReadReq miss cycles 4248835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 12467500 # number of WriteReq miss cycles 4258835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_latency::total 12467500 # number of WriteReq miss cycles 4268835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::cpu.data 17965000 # number of demand (read+write) miss cycles 4278835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_latency::total 17965000 # number of demand (read+write) miss cycles 4288835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::cpu.data 17965000 # number of overall miss cycles 4298835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_latency::total 17965000 # number of overall miss cycles 4308835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1799 # number of ReadReq accesses(hits+misses) 4318835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_accesses::total 1799 # number of ReadReq accesses(hits+misses) 4328835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 4338835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 4348835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::cpu.data 2664 # number of demand (read+write) accesses 4358835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_accesses::total 2664 # number of demand (read+write) accesses 4368835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::cpu.data 2664 # number of overall (read+write) accesses 4378835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_accesses::total 2664 # number of overall (read+write) accesses 4388835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085603 # miss rate for ReadReq accesses 4398835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.411561 # miss rate for WriteReq accesses 4408835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.191441 # miss rate for demand accesses 4418835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.191441 # miss rate for overall accesses 4428835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35698.051948 # average ReadReq miss latency 4438835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35021.067416 # average WriteReq miss latency 4448835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 35225.490196 # average overall miss latency 4458835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 35225.490196 # average overall miss latency 4468428SN/Asystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 4478428SN/Asystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 4488428SN/Asystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 4498428SN/Asystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 4508428SN/Asystem.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 4518428SN/Asystem.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 4528428SN/Asystem.cpu.dcache.fast_writes 0 # number of fast writes performed 4538428SN/Asystem.cpu.dcache.cache_copies 0 # number of cache copies performed 4548835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 53 # number of ReadReq MSHR hits 4558835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_hits::total 53 # number of ReadReq MSHR hits 4568835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 283 # number of WriteReq MSHR hits 4578835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_hits::total 283 # number of WriteReq MSHR hits 4588835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 336 # number of demand (read+write) MSHR hits 4598835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_hits::total 336 # number of demand (read+write) MSHR hits 4608835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 336 # number of overall MSHR hits 4618835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_hits::total 336 # number of overall MSHR hits 4628835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses 4638835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses 4648835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses 4658835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses 4668835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 4678835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_misses::total 174 # number of demand (read+write) MSHR misses 4688835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 4698835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_misses::total 174 # number of overall MSHR misses 4708835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3654500 # number of ReadReq MSHR miss cycles 4718835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3654500 # number of ReadReq MSHR miss cycles 4728835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2611500 # number of WriteReq MSHR miss cycles 4738835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2611500 # number of WriteReq MSHR miss cycles 4748835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 6266000 # number of demand (read+write) MSHR miss cycles 4758835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_latency::total 6266000 # number of demand (read+write) MSHR miss cycles 4768835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 6266000 # number of overall MSHR miss cycles 4778835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_latency::total 6266000 # number of overall MSHR miss cycles 4788835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.056142 # mshr miss rate for ReadReq accesses 4798835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 4808835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.065315 # mshr miss rate for demand accesses 4818835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.065315 # mshr miss rate for overall accesses 4828835SAli.Saidi@ARM.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36183.168317 # average ReadReq mshr miss latency 4838835SAli.Saidi@ARM.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35773.972603 # average WriteReq mshr miss latency 4848835SAli.Saidi@ARM.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36011.494253 # average overall mshr miss latency 4858835SAli.Saidi@ARM.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36011.494253 # average overall mshr miss latency 4868428SN/Asystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 4878428SN/Asystem.cpu.l2cache.replacements 0 # number of replacements 4888546SN/Asystem.cpu.l2cache.tagsinuse 221.643066 # Cycle average of tags in use 4898428SN/Asystem.cpu.l2cache.total_refs 1 # Total number of references to valid blocks. 4908546SN/Asystem.cpu.l2cache.sampled_refs 412 # Sample count of references to valid blocks. 4918546SN/Asystem.cpu.l2cache.avg_refs 0.002427 # Average number of references to valid blocks. 4928428SN/Asystem.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 4938835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.inst 160.084939 # Average occupied blocks per requestor 4948835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_blocks::cpu.data 61.558127 # Average occupied blocks per requestor 4958835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.inst 0.004885 # Average percentage of cache occupancy 4968835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::cpu.data 0.001879 # Average percentage of cache occupancy 4978835SAli.Saidi@ARM.comsystem.cpu.l2cache.occ_percent::total 0.006764 # Average percentage of cache occupancy 4988835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::cpu.inst 1 # number of ReadReq hits 4998835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_hits::total 1 # number of ReadReq hits 5008835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 5018835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 5028835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 5038835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_hits::total 1 # number of overall hits 5048835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.inst 311 # number of ReadReq misses 5058835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::cpu.data 101 # number of ReadReq misses 5068835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_misses::total 412 # number of ReadReq misses 5078835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses 5088835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses 5098835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.inst 311 # number of demand (read+write) misses 5108835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::cpu.data 174 # number of demand (read+write) misses 5118835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_misses::total 485 # number of demand (read+write) misses 5128835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.inst 311 # number of overall misses 5138835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::cpu.data 174 # number of overall misses 5148835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_misses::total 485 # number of overall misses 5158835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.inst 10665000 # number of ReadReq miss cycles 5168835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.data 3498000 # number of ReadReq miss cycles 5178835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_latency::total 14163000 # number of ReadReq miss cycles 5188835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2513500 # number of ReadExReq miss cycles 5198835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 2513500 # number of ReadExReq miss cycles 5208835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 10665000 # number of demand (read+write) miss cycles 5218835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 6011500 # number of demand (read+write) miss cycles 5228835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_latency::total 16676500 # number of demand (read+write) miss cycles 5238835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 10665000 # number of overall miss cycles 5248835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 6011500 # number of overall miss cycles 5258835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_latency::total 16676500 # number of overall miss cycles 5268835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.inst 312 # number of ReadReq accesses(hits+misses) 5278835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::cpu.data 101 # number of ReadReq accesses(hits+misses) 5288835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_accesses::total 413 # number of ReadReq accesses(hits+misses) 5298835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) 5308835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) 5318835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.inst 312 # number of demand (read+write) accesses 5328835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::cpu.data 174 # number of demand (read+write) accesses 5338835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_accesses::total 486 # number of demand (read+write) accesses 5348835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.inst 312 # number of overall (read+write) accesses 5358835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::cpu.data 174 # number of overall (read+write) accesses 5368835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_accesses::total 486 # number of overall (read+write) accesses 5378835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996795 # miss rate for ReadReq accesses 5388835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses 5398835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 5408835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.996795 # miss rate for demand accesses 5418835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 5428835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.996795 # miss rate for overall accesses 5438835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 5448835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34292.604502 # average ReadReq miss latency 5458835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34633.663366 # average ReadReq miss latency 5468835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34431.506849 # average ReadExReq miss latency 5478835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34292.604502 # average overall miss latency 5488835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 34548.850575 # average overall miss latency 5498835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34292.604502 # average overall miss latency 5508835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 34548.850575 # average overall miss latency 5518428SN/Asystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 5528428SN/Asystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 5538428SN/Asystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 5548428SN/Asystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 5558428SN/Asystem.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked 5568428SN/Asystem.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked 5578428SN/Asystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 5588428SN/Asystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 5598835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 311 # number of ReadReq MSHR misses 5608835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses 5618835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 412 # number of ReadReq MSHR misses 5628835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses 5638835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses 5648835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 311 # number of demand (read+write) MSHR misses 5658835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 174 # number of demand (read+write) MSHR misses 5668835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_misses::total 485 # number of demand (read+write) MSHR misses 5678835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 311 # number of overall MSHR misses 5688835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 174 # number of overall MSHR misses 5698835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_misses::total 485 # number of overall MSHR misses 5708835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 9672000 # number of ReadReq MSHR miss cycles 5718835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3178000 # number of ReadReq MSHR miss cycles 5728835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 12850000 # number of ReadReq MSHR miss cycles 5738835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2286000 # number of ReadExReq MSHR miss cycles 5748835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2286000 # number of ReadExReq MSHR miss cycles 5758835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9672000 # number of demand (read+write) MSHR miss cycles 5768835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5464000 # number of demand (read+write) MSHR miss cycles 5778835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 15136000 # number of demand (read+write) MSHR miss cycles 5788835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9672000 # number of overall MSHR miss cycles 5798835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5464000 # number of overall MSHR miss cycles 5808835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 15136000 # number of overall MSHR miss cycles 5818835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996795 # mshr miss rate for ReadReq accesses 5828835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses 5838835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 5848835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996795 # mshr miss rate for demand accesses 5858835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 5868835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996795 # mshr miss rate for overall accesses 5878835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 5888835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31099.678457 # average ReadReq mshr miss latency 5898835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31465.346535 # average ReadReq mshr miss latency 5908835SAli.Saidi@ARM.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31315.068493 # average ReadExReq mshr miss latency 5918835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31099.678457 # average overall mshr miss latency 5928835SAli.Saidi@ARM.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31402.298851 # average overall mshr miss latency 5938835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31099.678457 # average overall mshr miss latency 5948835SAli.Saidi@ARM.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31402.298851 # average overall mshr miss latency 5958428SN/Asystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 5963096SN/A 5973096SN/A---------- End Simulation Statistics ---------- 598