110260SAndrew.Bardsley@arm.com 210260SAndrew.Bardsley@arm.com---------- Begin Simulation Statistics ---------- 311680SCurtis.Dunham@arm.comsim_seconds 0.000041 # Number of seconds simulated 411680SCurtis.Dunham@arm.comsim_ticks 41083000 # Number of ticks simulated 511680SCurtis.Dunham@arm.comfinal_tick 41083000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610261Sandreas.hansson@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711860Sandreas.hansson@arm.comhost_inst_rate 202272 # Simulator instruction rate (inst/s) 811860Sandreas.hansson@arm.comhost_op_rate 202193 # Simulator op (including micro ops) rate (op/s) 911860Sandreas.hansson@arm.comhost_tick_rate 1294825774 # Simulator tick rate (ticks/s) 1011860Sandreas.hansson@arm.comhost_mem_usage 252636 # Number of bytes of host memory used 1111687Sandreas.hansson@arm.comhost_seconds 0.03 # Real time elapsed on the host 1211390Ssteve.reinhardt@amd.comsim_insts 6413 # Number of instructions simulated 1311390Ssteve.reinhardt@amd.comsim_ops 6413 # Number of ops (including micro ops) simulated 1410261Sandreas.hansson@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510260SAndrew.Bardsley@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611680SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 1711440SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 23232 # Number of bytes read from this memory 1810636Snilay@cs.wisc.edusystem.physmem.bytes_read::cpu.data 10816 # Number of bytes read from this memory 1911440SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 34048 # Number of bytes read from this memory 2011440SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 23232 # Number of instructions bytes read from this memory 2111440SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 23232 # Number of instructions bytes read from this memory 2211440SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 363 # Number of read requests responded to by this memory 2310636Snilay@cs.wisc.edusystem.physmem.num_reads::cpu.data 169 # Number of read requests responded to by this memory 2411440SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 532 # Number of read requests responded to by this memory 2511680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 565489375 # Total read bandwidth from this memory (bytes/s) 2611680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 263271913 # Total read bandwidth from this memory (bytes/s) 2711680SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 828761288 # Total read bandwidth from this memory (bytes/s) 2811680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 565489375 # Instruction read bandwidth from this memory (bytes/s) 2911680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 565489375 # Instruction read bandwidth from this memory (bytes/s) 3011680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 565489375 # Total bandwidth to/from this memory (bytes/s) 3111680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 263271913 # Total bandwidth to/from this memory (bytes/s) 3211680SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 828761288 # Total bandwidth to/from this memory (bytes/s) 3311440SCurtis.Dunham@arm.comsystem.physmem.readReqs 532 # Number of read requests accepted 3410261Sandreas.hansson@arm.comsystem.physmem.writeReqs 0 # Number of write requests accepted 3511440SCurtis.Dunham@arm.comsystem.physmem.readBursts 532 # Number of DRAM read bursts, including those serviced by the write queue 3610261Sandreas.hansson@arm.comsystem.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue 3711440SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 34048 # Total number of bytes read from DRAM 3810260SAndrew.Bardsley@arm.comsystem.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue 3910260SAndrew.Bardsley@arm.comsystem.physmem.bytesWritten 0 # Total number of bytes written to DRAM 4011440SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 34048 # Total read bytes from the system interface side 4110260SAndrew.Bardsley@arm.comsystem.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side 4210261Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue 4310260SAndrew.Bardsley@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 4410260SAndrew.Bardsley@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 4510260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::0 73 # Per bank write bursts 4610260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::1 39 # Per bank write bursts 4710260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::2 36 # Per bank write bursts 4810260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::3 54 # Per bank write bursts 4910260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::4 45 # Per bank write bursts 5010260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::5 21 # Per bank write bursts 5110260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::6 1 # Per bank write bursts 5210260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::7 5 # Per bank write bursts 5310260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::8 0 # Per bank write bursts 5410260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::9 1 # Per bank write bursts 5511440SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 21 # Per bank write bursts 5610260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::11 29 # Per bank write bursts 5710260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::12 19 # Per bank write bursts 5810260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::13 127 # Per bank write bursts 5910260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::14 47 # Per bank write bursts 6010260SAndrew.Bardsley@arm.comsystem.physmem.perBankRdBursts::15 14 # Per bank write bursts 6110260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::0 0 # Per bank write bursts 6210260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::1 0 # Per bank write bursts 6310260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::2 0 # Per bank write bursts 6410260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::3 0 # Per bank write bursts 6510260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::4 0 # Per bank write bursts 6610260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::5 0 # Per bank write bursts 6710260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::6 0 # Per bank write bursts 6810260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::7 0 # Per bank write bursts 6910260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::8 0 # Per bank write bursts 7010260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::9 0 # Per bank write bursts 7110260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::10 0 # Per bank write bursts 7210260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::11 0 # Per bank write bursts 7310260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::12 0 # Per bank write bursts 7410260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::13 0 # Per bank write bursts 7510260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::14 0 # Per bank write bursts 7610260SAndrew.Bardsley@arm.comsystem.physmem.perBankWrBursts::15 0 # Per bank write bursts 7710261Sandreas.hansson@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 7810261Sandreas.hansson@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 7911680SCurtis.Dunham@arm.comsystem.physmem.totGap 40972000 # Total gap between requests 8010261Sandreas.hansson@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8110261Sandreas.hansson@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8210261Sandreas.hansson@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 8310261Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 8410261Sandreas.hansson@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 8510261Sandreas.hansson@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 8611440SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 532 # Read request sizes (log2) 8710261Sandreas.hansson@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 8810261Sandreas.hansson@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 8910261Sandreas.hansson@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9010261Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9110261Sandreas.hansson@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9210261Sandreas.hansson@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 9310261Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 0 # Write request sizes (log2) 9411680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 443 # What read queue length does an incoming req see 9511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 85 # What read queue length does an incoming req see 9611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 4 # What read queue length does an incoming req see 9710260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 9810260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 9910260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 10010260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 10110260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 10210260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 10310260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 10410260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 10510260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 10610260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 10710260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 10810260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 10910260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11010260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11110260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11210260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 11310260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 11410260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 11510260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 11610260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 11710260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 11810260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 11910260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12010260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12110260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12210260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 12310260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 12410260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 12510260SAndrew.Bardsley@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 12610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see 12710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see 12810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see 12910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see 13010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see 13110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see 13210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see 13310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see 13410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see 13510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see 13610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see 13710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see 13810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see 13910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see 14010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see 14110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see 14210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see 14310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see 14410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see 14510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see 14610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see 14710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see 14810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see 14910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 15010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 15110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 15210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 15310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 15410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 15510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 15610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 15710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 15810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 15910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see 16010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see 16110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see 16210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 16310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 16410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 16510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 16610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 16710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 16810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 16910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 17010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 17310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 17410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 17510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 17610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 17710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 17810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 17910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18010260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18110260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18210260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 18310260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 18410260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 18510260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 18610260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 18710260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 18810260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 18910260SAndrew.Bardsley@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 91 # Bytes accessed per row activation 19111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 363.604396 # Bytes accessed per row activation 19211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 235.588514 # Bytes accessed per row activation 19311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 321.826485 # Bytes accessed per row activation 19411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 22 24.18% 24.18% # Bytes accessed per row activation 19511680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 22 24.18% 48.35% # Bytes accessed per row activation 19611680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 13 14.29% 62.64% # Bytes accessed per row activation 19711680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 8 8.79% 71.43% # Bytes accessed per row activation 19811680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 5 5.49% 76.92% # Bytes accessed per row activation 19911680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 4 4.40% 81.32% # Bytes accessed per row activation 20011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 3 3.30% 84.62% # Bytes accessed per row activation 20111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 8 8.79% 93.41% # Bytes accessed per row activation 20211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 6 6.59% 100.00% # Bytes accessed per row activation 20311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 91 # Bytes accessed per row activation 20411860Sandreas.hansson@arm.comsystem.physmem.totQLat 6584250 # Total ticks spent queuing 20511860Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 16559250 # Total ticks spent from burst creation until serviced by the DRAM 20611440SCurtis.Dunham@arm.comsystem.physmem.totBusLat 2660000 # Total ticks spent in databus transfers 20711860Sandreas.hansson@arm.comsystem.physmem.avgQLat 12376.41 # Average queueing delay per DRAM burst 20810261Sandreas.hansson@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 20911860Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 31126.41 # Average memory access latency per DRAM burst 21011680SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 828.76 # Average DRAM read bandwidth in MiByte/s 21110261Sandreas.hansson@arm.comsystem.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s 21211680SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 828.76 # Average system read bandwidth in MiByte/s 21310261Sandreas.hansson@arm.comsystem.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s 21410261Sandreas.hansson@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 21511680SCurtis.Dunham@arm.comsystem.physmem.busUtil 6.47 # Data bus utilization in percentage 21611680SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 6.47 # Data bus utilization in percentage for reads 21710261Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes 21811440SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.18 # Average read queue length when enqueuing 21910261Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing 22011680SCurtis.Dunham@arm.comsystem.physmem.readRowHits 436 # Number of row buffer hits during reads 22110261Sandreas.hansson@arm.comsystem.physmem.writeRowHits 0 # Number of row buffer hits during writes 22211680SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 81.95 # Row buffer hit rate for reads 22310260SAndrew.Bardsley@arm.comsystem.physmem.writeRowHitRate nan # Row buffer hit rate for writes 22411680SCurtis.Dunham@arm.comsystem.physmem.avgGap 77015.04 # Average gap between requests 22511680SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 81.95 # Row buffer hit rate, read and write combined 22611680SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 264180 # Energy for activate commands per rank (pJ) 22711680SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 136620 # Energy for precharge commands per rank (pJ) 22811680SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 1956360 # Energy for read commands per rank (pJ) 22910628Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) 23011680SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 3073200.000000 # Energy for refresh commands per rank (pJ) 23111680SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 3932430 # Energy for active background per rank (pJ) 23211680SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 68640 # Energy for precharge background per rank (pJ) 23311680SCurtis.Dunham@arm.comsystem.physmem_0.actPowerDownEnergy 13617300 # Energy for active power-down per rank (pJ) 23411680SCurtis.Dunham@arm.comsystem.physmem_0.prePowerDownEnergy 928800 # Energy for precharge power-down per rank (pJ) 23511680SCurtis.Dunham@arm.comsystem.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 23611680SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 23977530 # Total energy per rank (pJ) 23711680SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 583.625643 # Core power per rank (mW) 23811680SCurtis.Dunham@arm.comsystem.physmem_0.totalIdleTime 32009500 # Total Idle time Per DRAM Rank 23911680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 39500 # Time in different power states 24011680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 1300000 # Time in different power states 24111680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::SREF 0 # Time in different power states 24211680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 2418500 # Time in different power states 24311680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 7463000 # Time in different power states 24411680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 29862000 # Time in different power states 24511680SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 421260 # Energy for activate commands per rank (pJ) 24611680SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 208725 # Energy for precharge commands per rank (pJ) 24711680SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 1842120 # Energy for read commands per rank (pJ) 24810628Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) 24911680SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 3073200.000000 # Energy for refresh commands per rank (pJ) 25011860Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 4023060 # Energy for active background per rank (pJ) 25111680SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 174720 # Energy for precharge background per rank (pJ) 25211860Sandreas.hansson@arm.comsystem.physmem_1.actPowerDownEnergy 14292180 # Energy for active power-down per rank (pJ) 25311680SCurtis.Dunham@arm.comsystem.physmem_1.prePowerDownEnergy 178080 # Energy for precharge power-down per rank (pJ) 25411680SCurtis.Dunham@arm.comsystem.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) 25511680SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 24213345 # Total energy per rank (pJ) 25611680SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 589.365503 # Core power per rank (mW) 25711680SCurtis.Dunham@arm.comsystem.physmem_1.totalIdleTime 31744250 # Total Idle time Per DRAM Rank 25811680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 288500 # Time in different power states 25911680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 1300000 # Time in different power states 26011680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::SREF 0 # Time in different power states 26111680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 464250 # Time in different power states 26211680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 7679500 # Time in different power states 26311680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 31350750 # Time in different power states 26411680SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 26511860Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 2002 # Number of BP lookups 26611860Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 1237 # Number of conditional branches predicted 26711860Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 378 # Number of conditional branches incorrect 26811860Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 1602 # Number of BTB lookups 26911570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 377 # Number of BTB hits 27010261Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 27111860Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 23.533084 # BTB Hit Percentage 27211860Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 234 # Number of times the RAS was used to get a target. 27310261Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions. 27411860Sandreas.hansson@arm.comsystem.cpu.branchPred.indirectLookups 333 # Number of indirect predictor lookups. 27511860Sandreas.hansson@arm.comsystem.cpu.branchPred.indirectHits 14 # Number of indirect target hits. 27611860Sandreas.hansson@arm.comsystem.cpu.branchPred.indirectMisses 319 # Number of indirect misses. 27711860Sandreas.hansson@arm.comsystem.cpu.branchPredindirectMispredicted 114 # Number of mispredicted indirect branches. 27810585Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 27910261Sandreas.hansson@arm.comsystem.cpu.dtb.fetch_hits 0 # ITB hits 28010261Sandreas.hansson@arm.comsystem.cpu.dtb.fetch_misses 0 # ITB misses 28110261Sandreas.hansson@arm.comsystem.cpu.dtb.fetch_acv 0 # ITB acv 28210261Sandreas.hansson@arm.comsystem.cpu.dtb.fetch_accesses 0 # ITB accesses 28311570SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 1365 # DTB read hits 28410261Sandreas.hansson@arm.comsystem.cpu.dtb.read_misses 11 # DTB read misses 28510261Sandreas.hansson@arm.comsystem.cpu.dtb.read_acv 0 # DTB read access violations 28611570SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 1376 # DTB read accesses 28711570SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 884 # DTB write hits 28810261Sandreas.hansson@arm.comsystem.cpu.dtb.write_misses 3 # DTB write misses 28910261Sandreas.hansson@arm.comsystem.cpu.dtb.write_acv 0 # DTB write access violations 29011570SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 887 # DTB write accesses 29111570SCurtis.Dunham@arm.comsystem.cpu.dtb.data_hits 2249 # DTB hits 29210261Sandreas.hansson@arm.comsystem.cpu.dtb.data_misses 14 # DTB misses 29310261Sandreas.hansson@arm.comsystem.cpu.dtb.data_acv 0 # DTB access violations 29411570SCurtis.Dunham@arm.comsystem.cpu.dtb.data_accesses 2263 # DTB accesses 29511860Sandreas.hansson@arm.comsystem.cpu.itb.fetch_hits 2685 # ITB hits 29610261Sandreas.hansson@arm.comsystem.cpu.itb.fetch_misses 17 # ITB misses 29710261Sandreas.hansson@arm.comsystem.cpu.itb.fetch_acv 0 # ITB acv 29811860Sandreas.hansson@arm.comsystem.cpu.itb.fetch_accesses 2702 # ITB accesses 29910261Sandreas.hansson@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 30010261Sandreas.hansson@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 30110261Sandreas.hansson@arm.comsystem.cpu.itb.read_acv 0 # DTB read access violations 30210261Sandreas.hansson@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 30310261Sandreas.hansson@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 30410261Sandreas.hansson@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 30510261Sandreas.hansson@arm.comsystem.cpu.itb.write_acv 0 # DTB write access violations 30610261Sandreas.hansson@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 30710261Sandreas.hansson@arm.comsystem.cpu.itb.data_hits 0 # DTB hits 30810261Sandreas.hansson@arm.comsystem.cpu.itb.data_misses 0 # DTB misses 30910261Sandreas.hansson@arm.comsystem.cpu.itb.data_acv 0 # DTB access violations 31010261Sandreas.hansson@arm.comsystem.cpu.itb.data_accesses 0 # DTB accesses 31111955Sgabeblack@google.comsystem.cpu.workload.numSyscalls 17 # Number of system calls 31211680SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 41083000 # Cumulative time (in ticks) in various power states 31311680SCurtis.Dunham@arm.comsystem.cpu.numCycles 82166 # number of cpu cycles simulated 31410261Sandreas.hansson@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 31510261Sandreas.hansson@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 31611390Ssteve.reinhardt@amd.comsystem.cpu.committedInsts 6413 # Number of instructions committed 31711390Ssteve.reinhardt@amd.comsystem.cpu.committedOps 6413 # Number of ops (including micro ops) committed 31811860Sandreas.hansson@arm.comsystem.cpu.discardedOps 1093 # Number of ops (including micro ops) which were discarded before commit 31910261Sandreas.hansson@arm.comsystem.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 32011680SCurtis.Dunham@arm.comsystem.cpu.cpi 12.812412 # CPI: cycles per instruction 32111680SCurtis.Dunham@arm.comsystem.cpu.ipc 0.078049 # IPC: instructions per cycle 32211440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::No_OpClass 19 0.30% 0.30% # Class of committed instruction 32311440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntAlu 4331 67.53% 67.83% # Class of committed instruction 32411440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntMult 1 0.02% 67.85% # Class of committed instruction 32511440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntDiv 0 0.00% 67.85% # Class of committed instruction 32611440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatAdd 2 0.03% 67.88% # Class of committed instruction 32711440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCmp 0 0.00% 67.88% # Class of committed instruction 32811440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCvt 0 0.00% 67.88% # Class of committed instruction 32911440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatMult 0 0.00% 67.88% # Class of committed instruction 33011687Sandreas.hansson@arm.comsystem.cpu.op_class_0::FloatMultAcc 0 0.00% 67.88% # Class of committed instruction 33111440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatDiv 0 0.00% 67.88% # Class of committed instruction 33211687Sandreas.hansson@arm.comsystem.cpu.op_class_0::FloatMisc 0 0.00% 67.88% # Class of committed instruction 33311440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatSqrt 0 0.00% 67.88% # Class of committed instruction 33411440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAdd 0 0.00% 67.88% # Class of committed instruction 33511440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAddAcc 0 0.00% 67.88% # Class of committed instruction 33611440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAlu 0 0.00% 67.88% # Class of committed instruction 33711440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCmp 0 0.00% 67.88% # Class of committed instruction 33811440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCvt 0 0.00% 67.88% # Class of committed instruction 33911440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMisc 0 0.00% 67.88% # Class of committed instruction 34011440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMult 0 0.00% 67.88% # Class of committed instruction 34111440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMultAcc 0 0.00% 67.88% # Class of committed instruction 34211440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShift 0 0.00% 67.88% # Class of committed instruction 34311440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShiftAcc 0 0.00% 67.88% # Class of committed instruction 34411440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdSqrt 0 0.00% 67.88% # Class of committed instruction 34511440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAdd 0 0.00% 67.88% # Class of committed instruction 34611440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAlu 0 0.00% 67.88% # Class of committed instruction 34711440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCmp 0 0.00% 67.88% # Class of committed instruction 34811440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCvt 0 0.00% 67.88% # Class of committed instruction 34911440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatDiv 0 0.00% 67.88% # Class of committed instruction 35011440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMisc 0 0.00% 67.88% # Class of committed instruction 35111440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMult 0 0.00% 67.88% # Class of committed instruction 35211440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 67.88% # Class of committed instruction 35311440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatSqrt 0 0.00% 67.88% # Class of committed instruction 35411687Sandreas.hansson@arm.comsystem.cpu.op_class_0::MemRead 1191 18.57% 86.45% # Class of committed instruction 35511687Sandreas.hansson@arm.comsystem.cpu.op_class_0::MemWrite 861 13.43% 99.88% # Class of committed instruction 35611687Sandreas.hansson@arm.comsystem.cpu.op_class_0::FloatMemRead 1 0.02% 99.89% # Class of committed instruction 35711687Sandreas.hansson@arm.comsystem.cpu.op_class_0::FloatMemWrite 7 0.11% 100.00% # Class of committed instruction 35811440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 35911440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 36011440SCurtis.Dunham@arm.comsystem.cpu.op_class_0::total 6413 # Class of committed instruction 36111860Sandreas.hansson@arm.comsystem.cpu.tickCycles 12637 # Number of cycles that the object actually ticked 36211860Sandreas.hansson@arm.comsystem.cpu.idleCycles 69529 # Total number of cycles that the object has spent stopped 36311680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 36410585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 0 # number of replacements 36511860Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 103.987673 # Cycle average of tags in use 36611570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 1990 # Total number of references to valid blocks. 36710585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks. 36811570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 11.775148 # Average number of references to valid blocks. 36910585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 37011860Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 103.987673 # Average occupied blocks per requestor 37111860Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.025388 # Average percentage of cache occupancy 37211860Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.025388 # Average percentage of cache occupancy 37310585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id 37411680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id 37511680SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 151 # Occupied blocks per task id 37610585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id 37711570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 4591 # Number of tag accesses 37811570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 4591 # Number of data accesses 37911680SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 38011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 1250 # number of ReadReq hits 38111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 1250 # number of ReadReq hits 38210892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 740 # number of WriteReq hits 38310892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 740 # number of WriteReq hits 38411570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 1990 # number of demand (read+write) hits 38511570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 1990 # number of demand (read+write) hits 38611570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 1990 # number of overall hits 38711570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 1990 # number of overall hits 38811570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 96 # number of ReadReq misses 38911570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 96 # number of ReadReq misses 39010892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 125 # number of WriteReq misses 39110892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 125 # number of WriteReq misses 39211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 221 # number of demand (read+write) misses 39311570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 221 # number of demand (read+write) misses 39411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 221 # number of overall misses 39511570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 221 # number of overall misses 39611680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 8545500 # number of ReadReq miss cycles 39711680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 8545500 # number of ReadReq miss cycles 39811860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 10428500 # number of WriteReq miss cycles 39911860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 10428500 # number of WriteReq miss cycles 40011860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 18974000 # number of demand (read+write) miss cycles 40111860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 18974000 # number of demand (read+write) miss cycles 40211860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 18974000 # number of overall miss cycles 40311860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 18974000 # number of overall miss cycles 40411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 1346 # number of ReadReq accesses(hits+misses) 40511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 1346 # number of ReadReq accesses(hits+misses) 40610636Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) 40710585Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) 40811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 2211 # number of demand (read+write) accesses 40911570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 2211 # number of demand (read+write) accesses 41011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 2211 # number of overall (read+write) accesses 41111570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 2211 # number of overall (read+write) accesses 41211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.071322 # miss rate for ReadReq accesses 41311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.071322 # miss rate for ReadReq accesses 41410892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.144509 # miss rate for WriteReq accesses 41510892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.144509 # miss rate for WriteReq accesses 41611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.099955 # miss rate for demand accesses 41711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.099955 # miss rate for demand accesses 41811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.099955 # miss rate for overall accesses 41911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.099955 # miss rate for overall accesses 42011680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89015.625000 # average ReadReq miss latency 42111680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 89015.625000 # average ReadReq miss latency 42211860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83428 # average WriteReq miss latency 42311860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 83428 # average WriteReq miss latency 42411860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 85855.203620 # average overall miss latency 42511860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 85855.203620 # average overall miss latency 42611860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 85855.203620 # average overall miss latency 42711860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 85855.203620 # average overall miss latency 42810585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 42910585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 43010585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 43110585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 43210585Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 43310585Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 43410892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 52 # number of WriteReq MSHR hits 43510892Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 52 # number of WriteReq MSHR hits 43611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 52 # number of demand (read+write) MSHR hits 43711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 52 # number of demand (read+write) MSHR hits 43811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 52 # number of overall MSHR hits 43911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 52 # number of overall MSHR hits 44010636Snilay@cs.wisc.edusystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 96 # number of ReadReq MSHR misses 44110585Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 96 # number of ReadReq MSHR misses 44210636Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses 44310585Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 73 # number of WriteReq MSHR misses 44410636Snilay@cs.wisc.edusystem.cpu.dcache.demand_mshr_misses::cpu.data 169 # number of demand (read+write) MSHR misses 44510585Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses 44610636Snilay@cs.wisc.edusystem.cpu.dcache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses 44710585Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses 44811680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8449500 # number of ReadReq MSHR miss cycles 44911680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 8449500 # number of ReadReq MSHR miss cycles 45011860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 6089000 # number of WriteReq MSHR miss cycles 45111860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 6089000 # number of WriteReq MSHR miss cycles 45211860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 14538500 # number of demand (read+write) MSHR miss cycles 45311860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 14538500 # number of demand (read+write) MSHR miss cycles 45411860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 14538500 # number of overall MSHR miss cycles 45511860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 14538500 # number of overall MSHR miss cycles 45611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071322 # mshr miss rate for ReadReq accesses 45711570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071322 # mshr miss rate for ReadReq accesses 45810636Snilay@cs.wisc.edusystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses 45910585Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses 46011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076436 # mshr miss rate for demand accesses 46111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.076436 # mshr miss rate for demand accesses 46211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076436 # mshr miss rate for overall accesses 46311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.076436 # mshr miss rate for overall accesses 46411680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 88015.625000 # average ReadReq mshr miss latency 46511680SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88015.625000 # average ReadReq mshr miss latency 46611860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83410.958904 # average WriteReq mshr miss latency 46711860Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83410.958904 # average WriteReq mshr miss latency 46811860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 86026.627219 # average overall mshr miss latency 46911860Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 86026.627219 # average overall mshr miss latency 47011860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 86026.627219 # average overall mshr miss latency 47111860Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 86026.627219 # average overall mshr miss latency 47211680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 47310261Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 0 # number of replacements 47411860Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 175.158440 # Cycle average of tags in use 47511860Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 2321 # Total number of references to valid blocks. 47611440SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 364 # Sample count of references to valid blocks. 47711860Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 6.376374 # Average number of references to valid blocks. 47810261Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 47911860Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 175.158440 # Average occupied blocks per requestor 48011860Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.085527 # Average percentage of cache occupancy 48111860Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.085527 # Average percentage of cache occupancy 48211440SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 364 # Occupied blocks per task id 48311680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id 48411680SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 271 # Occupied blocks per task id 48511440SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.177734 # Percentage of cache occupancy per task id 48611860Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 5734 # Number of tag accesses 48711860Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 5734 # Number of data accesses 48811680SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 48911860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 2321 # number of ReadReq hits 49011860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 2321 # number of ReadReq hits 49111860Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 2321 # number of demand (read+write) hits 49211860Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 2321 # number of demand (read+write) hits 49311860Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 2321 # number of overall hits 49411860Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 2321 # number of overall hits 49511440SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 364 # number of ReadReq misses 49611440SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 364 # number of ReadReq misses 49711440SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 364 # number of demand (read+write) misses 49811440SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 364 # number of demand (read+write) misses 49911440SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 364 # number of overall misses 50011440SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 364 # number of overall misses 50111860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 30321500 # number of ReadReq miss cycles 50211860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 30321500 # number of ReadReq miss cycles 50311860Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 30321500 # number of demand (read+write) miss cycles 50411860Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 30321500 # number of demand (read+write) miss cycles 50511860Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 30321500 # number of overall miss cycles 50611860Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 30321500 # number of overall miss cycles 50711860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 2685 # number of ReadReq accesses(hits+misses) 50811860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 2685 # number of ReadReq accesses(hits+misses) 50911860Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 2685 # number of demand (read+write) accesses 51011860Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 2685 # number of demand (read+write) accesses 51111860Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 2685 # number of overall (read+write) accesses 51211860Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 2685 # number of overall (read+write) accesses 51311860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.135568 # miss rate for ReadReq accesses 51411860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.135568 # miss rate for ReadReq accesses 51511860Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.135568 # miss rate for demand accesses 51611860Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.135568 # miss rate for demand accesses 51711860Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.135568 # miss rate for overall accesses 51811860Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.135568 # miss rate for overall accesses 51911860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 83300.824176 # average ReadReq miss latency 52011860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 83300.824176 # average ReadReq miss latency 52111860Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 83300.824176 # average overall miss latency 52211860Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 83300.824176 # average overall miss latency 52311860Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 83300.824176 # average overall miss latency 52411860Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 83300.824176 # average overall miss latency 52510261Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 52610261Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 52710261Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 52810261Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 52910261Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 53010261Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 53111440SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 364 # number of ReadReq MSHR misses 53211440SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 364 # number of ReadReq MSHR misses 53311440SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 364 # number of demand (read+write) MSHR misses 53411440SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 364 # number of demand (read+write) MSHR misses 53511440SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses 53611440SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 364 # number of overall MSHR misses 53711860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 29957500 # number of ReadReq MSHR miss cycles 53811860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 29957500 # number of ReadReq MSHR miss cycles 53911860Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 29957500 # number of demand (read+write) MSHR miss cycles 54011860Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 29957500 # number of demand (read+write) MSHR miss cycles 54111860Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 29957500 # number of overall MSHR miss cycles 54211860Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 29957500 # number of overall MSHR miss cycles 54311860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.135568 # mshr miss rate for ReadReq accesses 54411860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.135568 # mshr miss rate for ReadReq accesses 54511860Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.135568 # mshr miss rate for demand accesses 54611860Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.135568 # mshr miss rate for demand accesses 54711860Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.135568 # mshr miss rate for overall accesses 54811860Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.135568 # mshr miss rate for overall accesses 54911860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82300.824176 # average ReadReq mshr miss latency 55011860Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82300.824176 # average ReadReq mshr miss latency 55111860Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82300.824176 # average overall mshr miss latency 55211860Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 82300.824176 # average overall mshr miss latency 55311860Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82300.824176 # average overall mshr miss latency 55411860Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 82300.824176 # average overall mshr miss latency 55511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 55610585Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 0 # number of replacements 55711860Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 279.188916 # Cycle average of tags in use 55810585Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. 55911606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.sampled_refs 532 # Sample count of references to valid blocks. 56011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.avg_refs 0.001880 # Average number of references to valid blocks. 56110585Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 56211860Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 175.158050 # Average occupied blocks per requestor 56311860Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 104.030866 # Average occupied blocks per requestor 56411680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.005345 # Average percentage of cache occupancy 56511680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.003175 # Average percentage of cache occupancy 56611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.008520 # Average percentage of cache occupancy 56711606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 532 # Occupied blocks per task id 56811680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 110 # Occupied blocks per task id 56911680SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 422 # Occupied blocks per task id 57011606Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.016235 # Percentage of cache occupancy per task id 57111440SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 4796 # Number of tag accesses 57211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 4796 # Number of data accesses 57311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 57410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 # number of ReadCleanReq hits 57510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 1 # number of ReadCleanReq hits 57610585Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits 57710585Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits 57810585Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 1 # number of overall hits 57910585Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 1 # number of overall hits 58010636Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses 58110585Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses 58211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 363 # number of ReadCleanReq misses 58311440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 363 # number of ReadCleanReq misses 58410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 96 # number of ReadSharedReq misses 58510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 96 # number of ReadSharedReq misses 58611440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 363 # number of demand (read+write) misses 58710636Snilay@cs.wisc.edusystem.cpu.l2cache.demand_misses::cpu.data 169 # number of demand (read+write) misses 58811440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 532 # number of demand (read+write) misses 58911440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 363 # number of overall misses 59010636Snilay@cs.wisc.edusystem.cpu.l2cache.overall_misses::cpu.data 169 # number of overall misses 59111440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 532 # number of overall misses 59211860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5979500 # number of ReadExReq miss cycles 59311860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 5979500 # number of ReadExReq miss cycles 59411860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 29400000 # number of ReadCleanReq miss cycles 59511860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 29400000 # number of ReadCleanReq miss cycles 59611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 8304000 # number of ReadSharedReq miss cycles 59711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 8304000 # number of ReadSharedReq miss cycles 59811860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 29400000 # number of demand (read+write) miss cycles 59911860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 14283500 # number of demand (read+write) miss cycles 60011860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 43683500 # number of demand (read+write) miss cycles 60111860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 29400000 # number of overall miss cycles 60211860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 14283500 # number of overall miss cycles 60311860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 43683500 # number of overall miss cycles 60410636Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) 60510585Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) 60611440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 364 # number of ReadCleanReq accesses(hits+misses) 60711440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 364 # number of ReadCleanReq accesses(hits+misses) 60810892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 96 # number of ReadSharedReq accesses(hits+misses) 60910892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 96 # number of ReadSharedReq accesses(hits+misses) 61011440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 364 # number of demand (read+write) accesses 61110636Snilay@cs.wisc.edusystem.cpu.l2cache.demand_accesses::cpu.data 169 # number of demand (read+write) accesses 61211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 533 # number of demand (read+write) accesses 61311440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 364 # number of overall (read+write) accesses 61410636Snilay@cs.wisc.edusystem.cpu.l2cache.overall_accesses::cpu.data 169 # number of overall (read+write) accesses 61511440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 533 # number of overall (read+write) accesses 61610636Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses 61710585Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses 61811440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997253 # miss rate for ReadCleanReq accesses 61911440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997253 # miss rate for ReadCleanReq accesses 62010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses 62110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses 62211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.997253 # miss rate for demand accesses 62310636Snilay@cs.wisc.edusystem.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses 62411440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.998124 # miss rate for demand accesses 62511440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.997253 # miss rate for overall accesses 62610636Snilay@cs.wisc.edusystem.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses 62711440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.998124 # miss rate for overall accesses 62811860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81910.958904 # average ReadExReq miss latency 62911860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 81910.958904 # average ReadExReq miss latency 63011860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 80991.735537 # average ReadCleanReq miss latency 63111860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 80991.735537 # average ReadCleanReq miss latency 63211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86500 # average ReadSharedReq miss latency 63311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86500 # average ReadSharedReq miss latency 63411860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80991.735537 # average overall miss latency 63511860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 84517.751479 # average overall miss latency 63611860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 82111.842105 # average overall miss latency 63711860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80991.735537 # average overall miss latency 63811860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 84517.751479 # average overall miss latency 63911860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 82111.842105 # average overall miss latency 64010585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 64110585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 64210585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 64310585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 64410585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 64510585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 64610636Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses 64710585Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses 64811440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 363 # number of ReadCleanReq MSHR misses 64911440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 363 # number of ReadCleanReq MSHR misses 65010892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 96 # number of ReadSharedReq MSHR misses 65110892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 96 # number of ReadSharedReq MSHR misses 65211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 363 # number of demand (read+write) MSHR misses 65310636Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_misses::cpu.data 169 # number of demand (read+write) MSHR misses 65411440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 532 # number of demand (read+write) MSHR misses 65511440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 363 # number of overall MSHR misses 65610636Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses 65711440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 532 # number of overall MSHR misses 65811860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5249500 # number of ReadExReq MSHR miss cycles 65911860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5249500 # number of ReadExReq MSHR miss cycles 66011860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 25770000 # number of ReadCleanReq MSHR miss cycles 66111860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 25770000 # number of ReadCleanReq MSHR miss cycles 66211680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7344000 # number of ReadSharedReq MSHR miss cycles 66311680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7344000 # number of ReadSharedReq MSHR miss cycles 66411860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 25770000 # number of demand (read+write) MSHR miss cycles 66511860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 12593500 # number of demand (read+write) MSHR miss cycles 66611860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 38363500 # number of demand (read+write) MSHR miss cycles 66711860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 25770000 # number of overall MSHR miss cycles 66811860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 12593500 # number of overall MSHR miss cycles 66911860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 38363500 # number of overall MSHR miss cycles 67010636Snilay@cs.wisc.edusystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses 67110585Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses 67211440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for ReadCleanReq accesses 67311440SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997253 # mshr miss rate for ReadCleanReq accesses 67410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses 67510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses 67611440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for demand accesses 67710636Snilay@cs.wisc.edusystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses 67811440SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.998124 # mshr miss rate for demand accesses 67911440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for overall accesses 68010636Snilay@cs.wisc.edusystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses 68111440SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.998124 # mshr miss rate for overall accesses 68211860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71910.958904 # average ReadExReq mshr miss latency 68311860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71910.958904 # average ReadExReq mshr miss latency 68411860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70991.735537 # average ReadCleanReq mshr miss latency 68511860Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70991.735537 # average ReadCleanReq mshr miss latency 68611680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76500 # average ReadSharedReq mshr miss latency 68711680SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76500 # average ReadSharedReq mshr miss latency 68811860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70991.735537 # average overall mshr miss latency 68911860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 74517.751479 # average overall mshr miss latency 69011860Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 72111.842105 # average overall mshr miss latency 69111860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70991.735537 # average overall mshr miss latency 69211860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 74517.751479 # average overall mshr miss latency 69311860Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 72111.842105 # average overall mshr miss latency 69411440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 533 # Total number of requests made to the snoop filter. 69511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 1 # Number of requests hitting in the snoop filter with a single holder of the requested data. 69611138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 69711138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 69811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 69911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 70011680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 70111440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 460 # Transaction distribution 70210261Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution 70310261Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution 70411440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 364 # Transaction distribution 70510892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 96 # Transaction distribution 70611440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 728 # Packet count per connected master and slave (bytes) 70710261Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 338 # Packet count per connected master and slave (bytes) 70811440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 1066 # Packet count per connected master and slave (bytes) 70911440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23296 # Cumulative packet size per connected master and slave (bytes) 71010409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10816 # Cumulative packet size per connected master and slave (bytes) 71111440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 34112 # Cumulative packet size per connected master and slave (bytes) 71210409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 0 # Total snoops (count) 71311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) 71411440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 533 # Request fanout histogram 71511440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.001876 # Request fanout histogram 71611440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.043315 # Request fanout histogram 71710409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 71811440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 532 99.81% 99.81% # Request fanout histogram 71911138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 1 0.19% 100.00% # Request fanout histogram 72010409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 72110409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 72211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 72310409Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 72411440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 533 # Request fanout histogram 72511440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 266500 # Layer occupancy (ticks) 72611680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) 72711440SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 546000 # Layer occupancy (ticks) 72811680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.3 # Layer utilization (%) 72910892Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 253500 # Layer occupancy (ticks) 73011680SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) 73111606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_requests 532 # Total number of requests made to the snoop filter. 73211606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. 73311606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 73411606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 73511606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 73611606Sandreas.sandberg@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 73711680SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 41083000 # Cumulative time (in ticks) in various power states 73811440SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 459 # Transaction distribution 73910585Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 73 # Transaction distribution 74010585Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 73 # Transaction distribution 74111440SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 459 # Transaction distribution 74211440SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1064 # Packet count per connected master and slave (bytes) 74311440SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 1064 # Packet count per connected master and slave (bytes) 74411440SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34048 # Cumulative packet size per connected master and slave (bytes) 74511440SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 34048 # Cumulative packet size per connected master and slave (bytes) 74610585Sandreas.hansson@arm.comsystem.membus.snoops 0 # Total snoops (count) 74711570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 74811440SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 532 # Request fanout histogram 74910585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 75010585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 75110585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 75211440SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 532 100.00% 100.00% # Request fanout histogram 75310585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 75410585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 75510585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 75610585Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 75711440SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 532 # Request fanout histogram 75811860Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 607000 # Layer occupancy (ticks) 75911680SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 1.5 # Layer utilization (%) 76011680SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 2825000 # Layer occupancy (ticks) 76111680SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 6.9 # Layer utilization (%) 76210260SAndrew.Bardsley@arm.com 76310260SAndrew.Bardsley@arm.com---------- End Simulation Statistics ---------- 764