stats.txt revision 8983:8800b05e1cb3
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 1.958647 # Number of seconds simulated 4sim_ticks 1958647095000 # Number of ticks simulated 5final_tick 1958647095000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 669282 # Simulator instruction rate (inst/s) 8host_op_rate 669282 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 22085281308 # Simulator tick rate (ticks/s) 10host_mem_usage 295084 # Number of bytes of host memory used 11host_seconds 88.69 # Real time elapsed on the host 12sim_insts 59355643 # Number of instructions simulated 13sim_ops 59355643 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read 30050624 # Number of bytes read from this memory 15system.physmem.bytes_inst_read 971200 # Number of instructions bytes read from this memory 16system.physmem.bytes_written 10333120 # Number of bytes written to this memory 17system.physmem.num_reads 469541 # Number of read requests responded to by this memory 18system.physmem.num_writes 161455 # Number of write requests responded to by this memory 19system.physmem.num_other 0 # Number of other requests responded to by this memory 20system.physmem.bw_read 15342541 # Total read bandwidth from this memory (bytes/s) 21system.physmem.bw_inst_read 495852 # Instruction read bandwidth from this memory (bytes/s) 22system.physmem.bw_write 5275642 # Write bandwidth from this memory (bytes/s) 23system.physmem.bw_total 20618183 # Total bandwidth to/from this memory (bytes/s) 24system.l2c.replacements 393576 # number of replacements 25system.l2c.tagsinuse 34487.800710 # Cycle average of tags in use 26system.l2c.total_refs 2371449 # Total number of references to valid blocks. 27system.l2c.sampled_refs 427769 # Sample count of references to valid blocks. 28system.l2c.avg_refs 5.543761 # Average number of references to valid blocks. 29system.l2c.warmup_cycle 10882116000 # Cycle when the warmup percentage was hit. 30system.l2c.occ_blocks::writebacks 23419.887612 # Average occupied blocks per requestor 31system.l2c.occ_blocks::cpu0.inst 3728.336055 # Average occupied blocks per requestor 32system.l2c.occ_blocks::cpu0.data 7139.593108 # Average occupied blocks per requestor 33system.l2c.occ_blocks::cpu1.inst 100.838318 # Average occupied blocks per requestor 34system.l2c.occ_blocks::cpu1.data 99.145617 # Average occupied blocks per requestor 35system.l2c.occ_percent::writebacks 0.357359 # Average percentage of cache occupancy 36system.l2c.occ_percent::cpu0.inst 0.056890 # Average percentage of cache occupancy 37system.l2c.occ_percent::cpu0.data 0.108942 # Average percentage of cache occupancy 38system.l2c.occ_percent::cpu1.inst 0.001539 # Average percentage of cache occupancy 39system.l2c.occ_percent::cpu1.data 0.001513 # Average percentage of cache occupancy 40system.l2c.occ_percent::total 0.526242 # Average percentage of cache occupancy 41system.l2c.ReadReq_hits::cpu0.inst 901389 # number of ReadReq hits 42system.l2c.ReadReq_hits::cpu0.data 758006 # number of ReadReq hits 43system.l2c.ReadReq_hits::cpu1.inst 86187 # number of ReadReq hits 44system.l2c.ReadReq_hits::cpu1.data 33004 # number of ReadReq hits 45system.l2c.ReadReq_hits::total 1778586 # number of ReadReq hits 46system.l2c.Writeback_hits::writebacks 816294 # number of Writeback hits 47system.l2c.Writeback_hits::total 816294 # number of Writeback hits 48system.l2c.UpgradeReq_hits::cpu0.data 172 # number of UpgradeReq hits 49system.l2c.UpgradeReq_hits::cpu1.data 53 # number of UpgradeReq hits 50system.l2c.UpgradeReq_hits::total 225 # number of UpgradeReq hits 51system.l2c.SCUpgradeReq_hits::cpu0.data 18 # number of SCUpgradeReq hits 52system.l2c.SCUpgradeReq_hits::cpu1.data 19 # number of SCUpgradeReq hits 53system.l2c.SCUpgradeReq_hits::total 37 # number of SCUpgradeReq hits 54system.l2c.ReadExReq_hits::cpu0.data 170288 # number of ReadExReq hits 55system.l2c.ReadExReq_hits::cpu1.data 12569 # number of ReadExReq hits 56system.l2c.ReadExReq_hits::total 182857 # number of ReadExReq hits 57system.l2c.demand_hits::cpu0.inst 901389 # number of demand (read+write) hits 58system.l2c.demand_hits::cpu0.data 928294 # number of demand (read+write) hits 59system.l2c.demand_hits::cpu1.inst 86187 # number of demand (read+write) hits 60system.l2c.demand_hits::cpu1.data 45573 # number of demand (read+write) hits 61system.l2c.demand_hits::total 1961443 # number of demand (read+write) hits 62system.l2c.overall_hits::cpu0.inst 901389 # number of overall hits 63system.l2c.overall_hits::cpu0.data 928294 # number of overall hits 64system.l2c.overall_hits::cpu1.inst 86187 # number of overall hits 65system.l2c.overall_hits::cpu1.data 45573 # number of overall hits 66system.l2c.overall_hits::total 1961443 # number of overall hits 67system.l2c.ReadReq_misses::cpu0.inst 14371 # number of ReadReq misses 68system.l2c.ReadReq_misses::cpu0.data 288456 # number of ReadReq misses 69system.l2c.ReadReq_misses::cpu1.inst 815 # number of ReadReq misses 70system.l2c.ReadReq_misses::cpu1.data 1138 # number of ReadReq misses 71system.l2c.ReadReq_misses::total 304780 # number of ReadReq misses 72system.l2c.UpgradeReq_misses::cpu0.data 2453 # number of UpgradeReq misses 73system.l2c.UpgradeReq_misses::cpu1.data 495 # number of UpgradeReq misses 74system.l2c.UpgradeReq_misses::total 2948 # number of UpgradeReq misses 75system.l2c.SCUpgradeReq_misses::cpu0.data 15 # number of SCUpgradeReq misses 76system.l2c.SCUpgradeReq_misses::cpu1.data 74 # number of SCUpgradeReq misses 77system.l2c.SCUpgradeReq_misses::total 89 # number of SCUpgradeReq misses 78system.l2c.ReadExReq_misses::cpu0.data 117546 # number of ReadExReq misses 79system.l2c.ReadExReq_misses::cpu1.data 6196 # number of ReadExReq misses 80system.l2c.ReadExReq_misses::total 123742 # number of ReadExReq misses 81system.l2c.demand_misses::cpu0.inst 14371 # number of demand (read+write) misses 82system.l2c.demand_misses::cpu0.data 406002 # number of demand (read+write) misses 83system.l2c.demand_misses::cpu1.inst 815 # number of demand (read+write) misses 84system.l2c.demand_misses::cpu1.data 7334 # number of demand (read+write) misses 85system.l2c.demand_misses::total 428522 # number of demand (read+write) misses 86system.l2c.overall_misses::cpu0.inst 14371 # number of overall misses 87system.l2c.overall_misses::cpu0.data 406002 # number of overall misses 88system.l2c.overall_misses::cpu1.inst 815 # number of overall misses 89system.l2c.overall_misses::cpu1.data 7334 # number of overall misses 90system.l2c.overall_misses::total 428522 # number of overall misses 91system.l2c.ReadReq_miss_latency::cpu0.inst 747344500 # number of ReadReq miss cycles 92system.l2c.ReadReq_miss_latency::cpu0.data 15004707000 # number of ReadReq miss cycles 93system.l2c.ReadReq_miss_latency::cpu1.inst 42364500 # number of ReadReq miss cycles 94system.l2c.ReadReq_miss_latency::cpu1.data 59224000 # number of ReadReq miss cycles 95system.l2c.ReadReq_miss_latency::total 15853640000 # number of ReadReq miss cycles 96system.l2c.UpgradeReq_miss_latency::cpu0.data 2244000 # number of UpgradeReq miss cycles 97system.l2c.UpgradeReq_miss_latency::cpu1.data 780000 # number of UpgradeReq miss cycles 98system.l2c.UpgradeReq_miss_latency::total 3024000 # number of UpgradeReq miss cycles 99system.l2c.SCUpgradeReq_miss_latency::cpu0.data 104000 # number of SCUpgradeReq miss cycles 100system.l2c.SCUpgradeReq_miss_latency::cpu1.data 312000 # number of SCUpgradeReq miss cycles 101system.l2c.SCUpgradeReq_miss_latency::total 416000 # number of SCUpgradeReq miss cycles 102system.l2c.ReadExReq_miss_latency::cpu0.data 6112681000 # number of ReadExReq miss cycles 103system.l2c.ReadExReq_miss_latency::cpu1.data 322197000 # number of ReadExReq miss cycles 104system.l2c.ReadExReq_miss_latency::total 6434878000 # number of ReadExReq miss cycles 105system.l2c.demand_miss_latency::cpu0.inst 747344500 # number of demand (read+write) miss cycles 106system.l2c.demand_miss_latency::cpu0.data 21117388000 # number of demand (read+write) miss cycles 107system.l2c.demand_miss_latency::cpu1.inst 42364500 # number of demand (read+write) miss cycles 108system.l2c.demand_miss_latency::cpu1.data 381421000 # number of demand (read+write) miss cycles 109system.l2c.demand_miss_latency::total 22288518000 # number of demand (read+write) miss cycles 110system.l2c.overall_miss_latency::cpu0.inst 747344500 # number of overall miss cycles 111system.l2c.overall_miss_latency::cpu0.data 21117388000 # number of overall miss cycles 112system.l2c.overall_miss_latency::cpu1.inst 42364500 # number of overall miss cycles 113system.l2c.overall_miss_latency::cpu1.data 381421000 # number of overall miss cycles 114system.l2c.overall_miss_latency::total 22288518000 # number of overall miss cycles 115system.l2c.ReadReq_accesses::cpu0.inst 915760 # number of ReadReq accesses(hits+misses) 116system.l2c.ReadReq_accesses::cpu0.data 1046462 # number of ReadReq accesses(hits+misses) 117system.l2c.ReadReq_accesses::cpu1.inst 87002 # number of ReadReq accesses(hits+misses) 118system.l2c.ReadReq_accesses::cpu1.data 34142 # number of ReadReq accesses(hits+misses) 119system.l2c.ReadReq_accesses::total 2083366 # number of ReadReq accesses(hits+misses) 120system.l2c.Writeback_accesses::writebacks 816294 # number of Writeback accesses(hits+misses) 121system.l2c.Writeback_accesses::total 816294 # number of Writeback accesses(hits+misses) 122system.l2c.UpgradeReq_accesses::cpu0.data 2625 # number of UpgradeReq accesses(hits+misses) 123system.l2c.UpgradeReq_accesses::cpu1.data 548 # number of UpgradeReq accesses(hits+misses) 124system.l2c.UpgradeReq_accesses::total 3173 # number of UpgradeReq accesses(hits+misses) 125system.l2c.SCUpgradeReq_accesses::cpu0.data 33 # number of SCUpgradeReq accesses(hits+misses) 126system.l2c.SCUpgradeReq_accesses::cpu1.data 93 # number of SCUpgradeReq accesses(hits+misses) 127system.l2c.SCUpgradeReq_accesses::total 126 # number of SCUpgradeReq accesses(hits+misses) 128system.l2c.ReadExReq_accesses::cpu0.data 287834 # number of ReadExReq accesses(hits+misses) 129system.l2c.ReadExReq_accesses::cpu1.data 18765 # number of ReadExReq accesses(hits+misses) 130system.l2c.ReadExReq_accesses::total 306599 # number of ReadExReq accesses(hits+misses) 131system.l2c.demand_accesses::cpu0.inst 915760 # number of demand (read+write) accesses 132system.l2c.demand_accesses::cpu0.data 1334296 # number of demand (read+write) accesses 133system.l2c.demand_accesses::cpu1.inst 87002 # number of demand (read+write) accesses 134system.l2c.demand_accesses::cpu1.data 52907 # number of demand (read+write) accesses 135system.l2c.demand_accesses::total 2389965 # number of demand (read+write) accesses 136system.l2c.overall_accesses::cpu0.inst 915760 # number of overall (read+write) accesses 137system.l2c.overall_accesses::cpu0.data 1334296 # number of overall (read+write) accesses 138system.l2c.overall_accesses::cpu1.inst 87002 # number of overall (read+write) accesses 139system.l2c.overall_accesses::cpu1.data 52907 # number of overall (read+write) accesses 140system.l2c.overall_accesses::total 2389965 # number of overall (read+write) accesses 141system.l2c.ReadReq_miss_rate::cpu0.inst 0.015693 # miss rate for ReadReq accesses 142system.l2c.ReadReq_miss_rate::cpu0.data 0.275649 # miss rate for ReadReq accesses 143system.l2c.ReadReq_miss_rate::cpu1.inst 0.009368 # miss rate for ReadReq accesses 144system.l2c.ReadReq_miss_rate::cpu1.data 0.033331 # miss rate for ReadReq accesses 145system.l2c.UpgradeReq_miss_rate::cpu0.data 0.934476 # miss rate for UpgradeReq accesses 146system.l2c.UpgradeReq_miss_rate::cpu1.data 0.903285 # miss rate for UpgradeReq accesses 147system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.454545 # miss rate for SCUpgradeReq accesses 148system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.795699 # miss rate for SCUpgradeReq accesses 149system.l2c.ReadExReq_miss_rate::cpu0.data 0.408381 # miss rate for ReadExReq accesses 150system.l2c.ReadExReq_miss_rate::cpu1.data 0.330189 # miss rate for ReadExReq accesses 151system.l2c.demand_miss_rate::cpu0.inst 0.015693 # miss rate for demand accesses 152system.l2c.demand_miss_rate::cpu0.data 0.304282 # miss rate for demand accesses 153system.l2c.demand_miss_rate::cpu1.inst 0.009368 # miss rate for demand accesses 154system.l2c.demand_miss_rate::cpu1.data 0.138621 # miss rate for demand accesses 155system.l2c.overall_miss_rate::cpu0.inst 0.015693 # miss rate for overall accesses 156system.l2c.overall_miss_rate::cpu0.data 0.304282 # miss rate for overall accesses 157system.l2c.overall_miss_rate::cpu1.inst 0.009368 # miss rate for overall accesses 158system.l2c.overall_miss_rate::cpu1.data 0.138621 # miss rate for overall accesses 159system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52003.653190 # average ReadReq miss latency 160system.l2c.ReadReq_avg_miss_latency::cpu0.data 52017.316332 # average ReadReq miss latency 161system.l2c.ReadReq_avg_miss_latency::cpu1.inst 51980.981595 # average ReadReq miss latency 162system.l2c.ReadReq_avg_miss_latency::cpu1.data 52042.179262 # average ReadReq miss latency 163system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 914.798206 # average UpgradeReq miss latency 164system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 1575.757576 # average UpgradeReq miss latency 165system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 6933.333333 # average SCUpgradeReq miss latency 166system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 4216.216216 # average SCUpgradeReq miss latency 167system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52002.458612 # average ReadExReq miss latency 168system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52000.806972 # average ReadExReq miss latency 169system.l2c.demand_avg_miss_latency::cpu0.inst 52003.653190 # average overall miss latency 170system.l2c.demand_avg_miss_latency::cpu0.data 52013.014714 # average overall miss latency 171system.l2c.demand_avg_miss_latency::cpu1.inst 51980.981595 # average overall miss latency 172system.l2c.demand_avg_miss_latency::cpu1.data 52007.226616 # average overall miss latency 173system.l2c.overall_avg_miss_latency::cpu0.inst 52003.653190 # average overall miss latency 174system.l2c.overall_avg_miss_latency::cpu0.data 52013.014714 # average overall miss latency 175system.l2c.overall_avg_miss_latency::cpu1.inst 51980.981595 # average overall miss latency 176system.l2c.overall_avg_miss_latency::cpu1.data 52007.226616 # average overall miss latency 177system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 178system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 179system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked 180system.l2c.blocked::no_targets 0 # number of cycles access was blocked 181system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 182system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 183system.l2c.fast_writes 0 # number of fast writes performed 184system.l2c.cache_copies 0 # number of cache copies performed 185system.l2c.writebacks::writebacks 119935 # number of writebacks 186system.l2c.writebacks::total 119935 # number of writebacks 187system.l2c.ReadReq_mshr_hits::cpu1.inst 11 # number of ReadReq MSHR hits 188system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits 189system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits 190system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits 191system.l2c.overall_mshr_hits::cpu1.inst 11 # number of overall MSHR hits 192system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits 193system.l2c.ReadReq_mshr_misses::cpu0.inst 14371 # number of ReadReq MSHR misses 194system.l2c.ReadReq_mshr_misses::cpu0.data 288456 # number of ReadReq MSHR misses 195system.l2c.ReadReq_mshr_misses::cpu1.inst 804 # number of ReadReq MSHR misses 196system.l2c.ReadReq_mshr_misses::cpu1.data 1138 # number of ReadReq MSHR misses 197system.l2c.ReadReq_mshr_misses::total 304769 # number of ReadReq MSHR misses 198system.l2c.UpgradeReq_mshr_misses::cpu0.data 2453 # number of UpgradeReq MSHR misses 199system.l2c.UpgradeReq_mshr_misses::cpu1.data 495 # number of UpgradeReq MSHR misses 200system.l2c.UpgradeReq_mshr_misses::total 2948 # number of UpgradeReq MSHR misses 201system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 15 # number of SCUpgradeReq MSHR misses 202system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 74 # number of SCUpgradeReq MSHR misses 203system.l2c.SCUpgradeReq_mshr_misses::total 89 # number of SCUpgradeReq MSHR misses 204system.l2c.ReadExReq_mshr_misses::cpu0.data 117546 # number of ReadExReq MSHR misses 205system.l2c.ReadExReq_mshr_misses::cpu1.data 6196 # number of ReadExReq MSHR misses 206system.l2c.ReadExReq_mshr_misses::total 123742 # number of ReadExReq MSHR misses 207system.l2c.demand_mshr_misses::cpu0.inst 14371 # number of demand (read+write) MSHR misses 208system.l2c.demand_mshr_misses::cpu0.data 406002 # number of demand (read+write) MSHR misses 209system.l2c.demand_mshr_misses::cpu1.inst 804 # number of demand (read+write) MSHR misses 210system.l2c.demand_mshr_misses::cpu1.data 7334 # number of demand (read+write) MSHR misses 211system.l2c.demand_mshr_misses::total 428511 # number of demand (read+write) MSHR misses 212system.l2c.overall_mshr_misses::cpu0.inst 14371 # number of overall MSHR misses 213system.l2c.overall_mshr_misses::cpu0.data 406002 # number of overall MSHR misses 214system.l2c.overall_mshr_misses::cpu1.inst 804 # number of overall MSHR misses 215system.l2c.overall_mshr_misses::cpu1.data 7334 # number of overall MSHR misses 216system.l2c.overall_mshr_misses::total 428511 # number of overall MSHR misses 217system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 574888000 # number of ReadReq MSHR miss cycles 218system.l2c.ReadReq_mshr_miss_latency::cpu0.data 11543235000 # number of ReadReq MSHR miss cycles 219system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 32164000 # number of ReadReq MSHR miss cycles 220system.l2c.ReadReq_mshr_miss_latency::cpu1.data 45568000 # number of ReadReq MSHR miss cycles 221system.l2c.ReadReq_mshr_miss_latency::total 12195855000 # number of ReadReq MSHR miss cycles 222system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 98181000 # number of UpgradeReq MSHR miss cycles 223system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 19800000 # number of UpgradeReq MSHR miss cycles 224system.l2c.UpgradeReq_mshr_miss_latency::total 117981000 # number of UpgradeReq MSHR miss cycles 225system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 600000 # number of SCUpgradeReq MSHR miss cycles 226system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 2960000 # number of SCUpgradeReq MSHR miss cycles 227system.l2c.SCUpgradeReq_mshr_miss_latency::total 3560000 # number of SCUpgradeReq MSHR miss cycles 228system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4702129000 # number of ReadExReq MSHR miss cycles 229system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 247845000 # number of ReadExReq MSHR miss cycles 230system.l2c.ReadExReq_mshr_miss_latency::total 4949974000 # number of ReadExReq MSHR miss cycles 231system.l2c.demand_mshr_miss_latency::cpu0.inst 574888000 # number of demand (read+write) MSHR miss cycles 232system.l2c.demand_mshr_miss_latency::cpu0.data 16245364000 # number of demand (read+write) MSHR miss cycles 233system.l2c.demand_mshr_miss_latency::cpu1.inst 32164000 # number of demand (read+write) MSHR miss cycles 234system.l2c.demand_mshr_miss_latency::cpu1.data 293413000 # number of demand (read+write) MSHR miss cycles 235system.l2c.demand_mshr_miss_latency::total 17145829000 # number of demand (read+write) MSHR miss cycles 236system.l2c.overall_mshr_miss_latency::cpu0.inst 574888000 # number of overall MSHR miss cycles 237system.l2c.overall_mshr_miss_latency::cpu0.data 16245364000 # number of overall MSHR miss cycles 238system.l2c.overall_mshr_miss_latency::cpu1.inst 32164000 # number of overall MSHR miss cycles 239system.l2c.overall_mshr_miss_latency::cpu1.data 293413000 # number of overall MSHR miss cycles 240system.l2c.overall_mshr_miss_latency::total 17145829000 # number of overall MSHR miss cycles 241system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 792100000 # number of ReadReq MSHR uncacheable cycles 242system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 10214500 # number of ReadReq MSHR uncacheable cycles 243system.l2c.ReadReq_mshr_uncacheable_latency::total 802314500 # number of ReadReq MSHR uncacheable cycles 244system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1122200000 # number of WriteReq MSHR uncacheable cycles 245system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 269211500 # number of WriteReq MSHR uncacheable cycles 246system.l2c.WriteReq_mshr_uncacheable_latency::total 1391411500 # number of WriteReq MSHR uncacheable cycles 247system.l2c.overall_mshr_uncacheable_latency::cpu0.data 1914300000 # number of overall MSHR uncacheable cycles 248system.l2c.overall_mshr_uncacheable_latency::cpu1.data 279426000 # number of overall MSHR uncacheable cycles 249system.l2c.overall_mshr_uncacheable_latency::total 2193726000 # number of overall MSHR uncacheable cycles 250system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015693 # mshr miss rate for ReadReq accesses 251system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.275649 # mshr miss rate for ReadReq accesses 252system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009241 # mshr miss rate for ReadReq accesses 253system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.033331 # mshr miss rate for ReadReq accesses 254system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.934476 # mshr miss rate for UpgradeReq accesses 255system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.903285 # mshr miss rate for UpgradeReq accesses 256system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.454545 # mshr miss rate for SCUpgradeReq accesses 257system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.795699 # mshr miss rate for SCUpgradeReq accesses 258system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.408381 # mshr miss rate for ReadExReq accesses 259system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.330189 # mshr miss rate for ReadExReq accesses 260system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015693 # mshr miss rate for demand accesses 261system.l2c.demand_mshr_miss_rate::cpu0.data 0.304282 # mshr miss rate for demand accesses 262system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009241 # mshr miss rate for demand accesses 263system.l2c.demand_mshr_miss_rate::cpu1.data 0.138621 # mshr miss rate for demand accesses 264system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015693 # mshr miss rate for overall accesses 265system.l2c.overall_mshr_miss_rate::cpu0.data 0.304282 # mshr miss rate for overall accesses 266system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009241 # mshr miss rate for overall accesses 267system.l2c.overall_mshr_miss_rate::cpu1.data 0.138621 # mshr miss rate for overall accesses 268system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40003.340060 # average ReadReq mshr miss latency 269system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40017.316332 # average ReadReq mshr miss latency 270system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40004.975124 # average ReadReq mshr miss latency 271system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40042.179262 # average ReadReq mshr miss latency 272system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40024.867509 # average UpgradeReq mshr miss latency 273system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40000 # average UpgradeReq mshr miss latency 274system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40000 # average SCUpgradeReq mshr miss latency 275system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40000 # average SCUpgradeReq mshr miss latency 276system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40002.458612 # average ReadExReq mshr miss latency 277system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40000.806972 # average ReadExReq mshr miss latency 278system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40003.340060 # average overall mshr miss latency 279system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40013.014714 # average overall mshr miss latency 280system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40004.975124 # average overall mshr miss latency 281system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40007.226616 # average overall mshr miss latency 282system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40003.340060 # average overall mshr miss latency 283system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40013.014714 # average overall mshr miss latency 284system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40004.975124 # average overall mshr miss latency 285system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40007.226616 # average overall mshr miss latency 286system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 287system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 288system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 289system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 290system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 291system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 292system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate 293system.iocache.replacements 41694 # number of replacements 294system.iocache.tagsinuse 0.563721 # Cycle average of tags in use 295system.iocache.total_refs 0 # Total number of references to valid blocks. 296system.iocache.sampled_refs 41710 # Sample count of references to valid blocks. 297system.iocache.avg_refs 0 # Average number of references to valid blocks. 298system.iocache.warmup_cycle 1751545158000 # Cycle when the warmup percentage was hit. 299system.iocache.occ_blocks::tsunami.ide 0.563721 # Average occupied blocks per requestor 300system.iocache.occ_percent::tsunami.ide 0.035233 # Average percentage of cache occupancy 301system.iocache.occ_percent::total 0.035233 # Average percentage of cache occupancy 302system.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses 303system.iocache.ReadReq_misses::total 174 # number of ReadReq misses 304system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses 305system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses 306system.iocache.demand_misses::tsunami.ide 41726 # number of demand (read+write) misses 307system.iocache.demand_misses::total 41726 # number of demand (read+write) misses 308system.iocache.overall_misses::tsunami.ide 41726 # number of overall misses 309system.iocache.overall_misses::total 41726 # number of overall misses 310system.iocache.ReadReq_miss_latency::tsunami.ide 20052998 # number of ReadReq miss cycles 311system.iocache.ReadReq_miss_latency::total 20052998 # number of ReadReq miss cycles 312system.iocache.WriteReq_miss_latency::tsunami.ide 5721783806 # number of WriteReq miss cycles 313system.iocache.WriteReq_miss_latency::total 5721783806 # number of WriteReq miss cycles 314system.iocache.demand_miss_latency::tsunami.ide 5741836804 # number of demand (read+write) miss cycles 315system.iocache.demand_miss_latency::total 5741836804 # number of demand (read+write) miss cycles 316system.iocache.overall_miss_latency::tsunami.ide 5741836804 # number of overall miss cycles 317system.iocache.overall_miss_latency::total 5741836804 # number of overall miss cycles 318system.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) 319system.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) 320system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) 321system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) 322system.iocache.demand_accesses::tsunami.ide 41726 # number of demand (read+write) accesses 323system.iocache.demand_accesses::total 41726 # number of demand (read+write) accesses 324system.iocache.overall_accesses::tsunami.ide 41726 # number of overall (read+write) accesses 325system.iocache.overall_accesses::total 41726 # number of overall (read+write) accesses 326system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses 327system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses 328system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses 329system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses 330system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115247.114943 # average ReadReq miss latency 331system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137701.766606 # average WriteReq miss latency 332system.iocache.demand_avg_miss_latency::tsunami.ide 137608.129320 # average overall miss latency 333system.iocache.overall_avg_miss_latency::tsunami.ide 137608.129320 # average overall miss latency 334system.iocache.blocked_cycles::no_mshrs 64596068 # number of cycles access was blocked 335system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 336system.iocache.blocked::no_mshrs 10459 # number of cycles access was blocked 337system.iocache.blocked::no_targets 0 # number of cycles access was blocked 338system.iocache.avg_blocked_cycles::no_mshrs 6176.122765 # average number of cycles each access was blocked 339system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 340system.iocache.fast_writes 0 # number of fast writes performed 341system.iocache.cache_copies 0 # number of cache copies performed 342system.iocache.writebacks::writebacks 41520 # number of writebacks 343system.iocache.writebacks::total 41520 # number of writebacks 344system.iocache.ReadReq_mshr_misses::tsunami.ide 174 # number of ReadReq MSHR misses 345system.iocache.ReadReq_mshr_misses::total 174 # number of ReadReq MSHR misses 346system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses 347system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses 348system.iocache.demand_mshr_misses::tsunami.ide 41726 # number of demand (read+write) MSHR misses 349system.iocache.demand_mshr_misses::total 41726 # number of demand (read+write) MSHR misses 350system.iocache.overall_mshr_misses::tsunami.ide 41726 # number of overall MSHR misses 351system.iocache.overall_mshr_misses::total 41726 # number of overall MSHR misses 352system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11004998 # number of ReadReq MSHR miss cycles 353system.iocache.ReadReq_mshr_miss_latency::total 11004998 # number of ReadReq MSHR miss cycles 354system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3560928000 # number of WriteReq MSHR miss cycles 355system.iocache.WriteReq_mshr_miss_latency::total 3560928000 # number of WriteReq MSHR miss cycles 356system.iocache.demand_mshr_miss_latency::tsunami.ide 3571932998 # number of demand (read+write) MSHR miss cycles 357system.iocache.demand_mshr_miss_latency::total 3571932998 # number of demand (read+write) MSHR miss cycles 358system.iocache.overall_mshr_miss_latency::tsunami.ide 3571932998 # number of overall MSHR miss cycles 359system.iocache.overall_mshr_miss_latency::total 3571932998 # number of overall MSHR miss cycles 360system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses 361system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses 362system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses 363system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses 364system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63247.114943 # average ReadReq mshr miss latency 365system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85698.113208 # average WriteReq mshr miss latency 366system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85604.491157 # average overall mshr miss latency 367system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85604.491157 # average overall mshr miss latency 368system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 369system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 370system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). 371system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). 372system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. 373system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. 374system.disk0.dma_write_txs 395 # Number of DMA write transactions. 375system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). 376system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). 377system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). 378system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. 379system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. 380system.disk2.dma_write_txs 1 # Number of DMA write transactions. 381system.cpu0.dtb.fetch_hits 0 # ITB hits 382system.cpu0.dtb.fetch_misses 0 # ITB misses 383system.cpu0.dtb.fetch_acv 0 # ITB acv 384system.cpu0.dtb.fetch_accesses 0 # ITB accesses 385system.cpu0.dtb.read_hits 8633623 # DTB read hits 386system.cpu0.dtb.read_misses 7443 # DTB read misses 387system.cpu0.dtb.read_acv 210 # DTB read access violations 388system.cpu0.dtb.read_accesses 490673 # DTB read accesses 389system.cpu0.dtb.write_hits 6044743 # DTB write hits 390system.cpu0.dtb.write_misses 813 # DTB write misses 391system.cpu0.dtb.write_acv 134 # DTB write access violations 392system.cpu0.dtb.write_accesses 187452 # DTB write accesses 393system.cpu0.dtb.data_hits 14678366 # DTB hits 394system.cpu0.dtb.data_misses 8256 # DTB misses 395system.cpu0.dtb.data_acv 344 # DTB access violations 396system.cpu0.dtb.data_accesses 678125 # DTB accesses 397system.cpu0.itb.fetch_hits 3853057 # ITB hits 398system.cpu0.itb.fetch_misses 3871 # ITB misses 399system.cpu0.itb.fetch_acv 184 # ITB acv 400system.cpu0.itb.fetch_accesses 3856928 # ITB accesses 401system.cpu0.itb.read_hits 0 # DTB read hits 402system.cpu0.itb.read_misses 0 # DTB read misses 403system.cpu0.itb.read_acv 0 # DTB read access violations 404system.cpu0.itb.read_accesses 0 # DTB read accesses 405system.cpu0.itb.write_hits 0 # DTB write hits 406system.cpu0.itb.write_misses 0 # DTB write misses 407system.cpu0.itb.write_acv 0 # DTB write access violations 408system.cpu0.itb.write_accesses 0 # DTB write accesses 409system.cpu0.itb.data_hits 0 # DTB hits 410system.cpu0.itb.data_misses 0 # DTB misses 411system.cpu0.itb.data_acv 0 # DTB access violations 412system.cpu0.itb.data_accesses 0 # DTB accesses 413system.cpu0.numCycles 3916023774 # number of cpu cycles simulated 414system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 415system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 416system.cpu0.committedInsts 54072652 # Number of instructions committed 417system.cpu0.committedOps 54072652 # Number of ops (including micro ops) committed 418system.cpu0.num_int_alu_accesses 50043234 # Number of integer alu accesses 419system.cpu0.num_fp_alu_accesses 293967 # Number of float alu accesses 420system.cpu0.num_func_calls 1426863 # number of times a function call or return occured 421system.cpu0.num_conditional_control_insts 6237040 # number of instructions that are conditional controls 422system.cpu0.num_int_insts 50043234 # number of integer instructions 423system.cpu0.num_fp_insts 293967 # number of float instructions 424system.cpu0.num_int_register_reads 68528072 # number of times the integer registers were read 425system.cpu0.num_int_register_writes 37080372 # number of times the integer registers were written 426system.cpu0.num_fp_register_reads 143353 # number of times the floating registers were read 427system.cpu0.num_fp_register_writes 146452 # number of times the floating registers were written 428system.cpu0.num_mem_refs 14724357 # number of memory refs 429system.cpu0.num_load_insts 8664914 # Number of load instructions 430system.cpu0.num_store_insts 6059443 # Number of store instructions 431system.cpu0.num_idle_cycles 3680034047.555842 # Number of idle cycles 432system.cpu0.num_busy_cycles 235989726.444158 # Number of busy cycles 433system.cpu0.not_idle_fraction 0.060263 # Percentage of non-idle cycles 434system.cpu0.idle_fraction 0.939737 # Percentage of idle cycles 435system.cpu0.kern.inst.arm 0 # number of arm instructions executed 436system.cpu0.kern.inst.quiesce 6380 # number of quiesce instructions executed 437system.cpu0.kern.inst.hwrei 202972 # number of hwrei instructions executed 438system.cpu0.kern.ipl_count::0 72739 40.62% 40.62% # number of times we switched to this ipl 439system.cpu0.kern.ipl_count::21 131 0.07% 40.70% # number of times we switched to this ipl 440system.cpu0.kern.ipl_count::22 1975 1.10% 41.80% # number of times we switched to this ipl 441system.cpu0.kern.ipl_count::30 6 0.00% 41.80% # number of times we switched to this ipl 442system.cpu0.kern.ipl_count::31 104211 58.20% 100.00% # number of times we switched to this ipl 443system.cpu0.kern.ipl_count::total 179062 # number of times we switched to this ipl 444system.cpu0.kern.ipl_good::0 71372 49.27% 49.27% # number of times we switched to this ipl from a different ipl 445system.cpu0.kern.ipl_good::21 131 0.09% 49.36% # number of times we switched to this ipl from a different ipl 446system.cpu0.kern.ipl_good::22 1975 1.36% 50.73% # number of times we switched to this ipl from a different ipl 447system.cpu0.kern.ipl_good::30 6 0.00% 50.73% # number of times we switched to this ipl from a different ipl 448system.cpu0.kern.ipl_good::31 71366 49.27% 100.00% # number of times we switched to this ipl from a different ipl 449system.cpu0.kern.ipl_good::total 144850 # number of times we switched to this ipl from a different ipl 450system.cpu0.kern.ipl_ticks::0 1899667899000 97.02% 97.02% # number of cycles we spent at this ipl 451system.cpu0.kern.ipl_ticks::21 79058000 0.00% 97.02% # number of cycles we spent at this ipl 452system.cpu0.kern.ipl_ticks::22 565985500 0.03% 97.05% # number of cycles we spent at this ipl 453system.cpu0.kern.ipl_ticks::30 4729500 0.00% 97.05% # number of cycles we spent at this ipl 454system.cpu0.kern.ipl_ticks::31 57694185000 2.95% 100.00% # number of cycles we spent at this ipl 455system.cpu0.kern.ipl_ticks::total 1958011857000 # number of cycles we spent at this ipl 456system.cpu0.kern.ipl_used::0 0.981207 # fraction of swpipl calls that actually changed the ipl 457system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl 458system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 459system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 460system.cpu0.kern.ipl_used::31 0.684822 # fraction of swpipl calls that actually changed the ipl 461system.cpu0.kern.syscall::2 8 3.60% 3.60% # number of syscalls executed 462system.cpu0.kern.syscall::3 19 8.56% 12.16% # number of syscalls executed 463system.cpu0.kern.syscall::4 4 1.80% 13.96% # number of syscalls executed 464system.cpu0.kern.syscall::6 32 14.41% 28.38% # number of syscalls executed 465system.cpu0.kern.syscall::12 1 0.45% 28.83% # number of syscalls executed 466system.cpu0.kern.syscall::17 9 4.05% 32.88% # number of syscalls executed 467system.cpu0.kern.syscall::19 10 4.50% 37.39% # number of syscalls executed 468system.cpu0.kern.syscall::20 6 2.70% 40.09% # number of syscalls executed 469system.cpu0.kern.syscall::23 1 0.45% 40.54% # number of syscalls executed 470system.cpu0.kern.syscall::24 3 1.35% 41.89% # number of syscalls executed 471system.cpu0.kern.syscall::33 7 3.15% 45.05% # number of syscalls executed 472system.cpu0.kern.syscall::41 2 0.90% 45.95% # number of syscalls executed 473system.cpu0.kern.syscall::45 36 16.22% 62.16% # number of syscalls executed 474system.cpu0.kern.syscall::47 3 1.35% 63.51% # number of syscalls executed 475system.cpu0.kern.syscall::48 10 4.50% 68.02% # number of syscalls executed 476system.cpu0.kern.syscall::54 10 4.50% 72.52% # number of syscalls executed 477system.cpu0.kern.syscall::58 1 0.45% 72.97% # number of syscalls executed 478system.cpu0.kern.syscall::59 6 2.70% 75.68% # number of syscalls executed 479system.cpu0.kern.syscall::71 23 10.36% 86.04% # number of syscalls executed 480system.cpu0.kern.syscall::73 3 1.35% 87.39% # number of syscalls executed 481system.cpu0.kern.syscall::74 6 2.70% 90.09% # number of syscalls executed 482system.cpu0.kern.syscall::87 1 0.45% 90.54% # number of syscalls executed 483system.cpu0.kern.syscall::90 3 1.35% 91.89% # number of syscalls executed 484system.cpu0.kern.syscall::92 9 4.05% 95.95% # number of syscalls executed 485system.cpu0.kern.syscall::97 2 0.90% 96.85% # number of syscalls executed 486system.cpu0.kern.syscall::98 2 0.90% 97.75% # number of syscalls executed 487system.cpu0.kern.syscall::132 1 0.45% 98.20% # number of syscalls executed 488system.cpu0.kern.syscall::144 2 0.90% 99.10% # number of syscalls executed 489system.cpu0.kern.syscall::147 2 0.90% 100.00% # number of syscalls executed 490system.cpu0.kern.syscall::total 222 # number of syscalls executed 491system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 492system.cpu0.kern.callpal::wripir 88 0.05% 0.05% # number of callpals executed 493system.cpu0.kern.callpal::wrmces 1 0.00% 0.05% # number of callpals executed 494system.cpu0.kern.callpal::wrfen 1 0.00% 0.05% # number of callpals executed 495system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.05% # number of callpals executed 496system.cpu0.kern.callpal::swpctx 3894 2.07% 2.12% # number of callpals executed 497system.cpu0.kern.callpal::tbi 51 0.03% 2.15% # number of callpals executed 498system.cpu0.kern.callpal::wrent 7 0.00% 2.15% # number of callpals executed 499system.cpu0.kern.callpal::swpipl 172198 91.50% 93.64% # number of callpals executed 500system.cpu0.kern.callpal::rdps 6678 3.55% 97.19% # number of callpals executed 501system.cpu0.kern.callpal::wrkgp 1 0.00% 97.19% # number of callpals executed 502system.cpu0.kern.callpal::wrusp 3 0.00% 97.20% # number of callpals executed 503system.cpu0.kern.callpal::rdusp 9 0.00% 97.20% # number of callpals executed 504system.cpu0.kern.callpal::whami 2 0.00% 97.20% # number of callpals executed 505system.cpu0.kern.callpal::rti 4751 2.52% 99.73% # number of callpals executed 506system.cpu0.kern.callpal::callsys 381 0.20% 99.93% # number of callpals executed 507system.cpu0.kern.callpal::imb 136 0.07% 100.00% # number of callpals executed 508system.cpu0.kern.callpal::total 188203 # number of callpals executed 509system.cpu0.kern.mode_switch::kernel 7302 # number of protection mode switches 510system.cpu0.kern.mode_switch::user 1283 # number of protection mode switches 511system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches 512system.cpu0.kern.mode_good::kernel 1283 513system.cpu0.kern.mode_good::user 1283 514system.cpu0.kern.mode_good::idle 0 515system.cpu0.kern.mode_switch_good::kernel 0.175705 # fraction of useful protection mode switches 516system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 517system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches 518system.cpu0.kern.mode_switch_good::total nan # fraction of useful protection mode switches 519system.cpu0.kern.mode_ticks::kernel 1954355762000 99.83% 99.83% # number of ticks spent at the given mode 520system.cpu0.kern.mode_ticks::user 3390072000 0.17% 100.00% # number of ticks spent at the given mode 521system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode 522system.cpu0.kern.swap_context 3895 # number of times the context was actually changed 523system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 524system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 525system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 526system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 527system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU 528system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post 529system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR 530system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 531system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post 532system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 533system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 534system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post 535system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR 536system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 537system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post 538system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 539system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 540system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post 541system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR 542system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 543system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post 544system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 545system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 546system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post 547system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 548system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 549system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post 550system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 551system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post 552system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU 553system.tsunami.ethernet.droppedPackets 0 # number of packets dropped 554system.cpu0.icache.replacements 915147 # number of replacements 555system.cpu0.icache.tagsinuse 508.800486 # Cycle average of tags in use 556system.cpu0.icache.total_refs 53165471 # Total number of references to valid blocks. 557system.cpu0.icache.sampled_refs 915659 # Sample count of references to valid blocks. 558system.cpu0.icache.avg_refs 58.062522 # Average number of references to valid blocks. 559system.cpu0.icache.warmup_cycle 36696092000 # Cycle when the warmup percentage was hit. 560system.cpu0.icache.occ_blocks::cpu0.inst 508.800486 # Average occupied blocks per requestor 561system.cpu0.icache.occ_percent::cpu0.inst 0.993751 # Average percentage of cache occupancy 562system.cpu0.icache.occ_percent::total 0.993751 # Average percentage of cache occupancy 563system.cpu0.icache.ReadReq_hits::cpu0.inst 53165471 # number of ReadReq hits 564system.cpu0.icache.ReadReq_hits::total 53165471 # number of ReadReq hits 565system.cpu0.icache.demand_hits::cpu0.inst 53165471 # number of demand (read+write) hits 566system.cpu0.icache.demand_hits::total 53165471 # number of demand (read+write) hits 567system.cpu0.icache.overall_hits::cpu0.inst 53165471 # number of overall hits 568system.cpu0.icache.overall_hits::total 53165471 # number of overall hits 569system.cpu0.icache.ReadReq_misses::cpu0.inst 915781 # number of ReadReq misses 570system.cpu0.icache.ReadReq_misses::total 915781 # number of ReadReq misses 571system.cpu0.icache.demand_misses::cpu0.inst 915781 # number of demand (read+write) misses 572system.cpu0.icache.demand_misses::total 915781 # number of demand (read+write) misses 573system.cpu0.icache.overall_misses::cpu0.inst 915781 # number of overall misses 574system.cpu0.icache.overall_misses::total 915781 # number of overall misses 575system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13429132500 # number of ReadReq miss cycles 576system.cpu0.icache.ReadReq_miss_latency::total 13429132500 # number of ReadReq miss cycles 577system.cpu0.icache.demand_miss_latency::cpu0.inst 13429132500 # number of demand (read+write) miss cycles 578system.cpu0.icache.demand_miss_latency::total 13429132500 # number of demand (read+write) miss cycles 579system.cpu0.icache.overall_miss_latency::cpu0.inst 13429132500 # number of overall miss cycles 580system.cpu0.icache.overall_miss_latency::total 13429132500 # number of overall miss cycles 581system.cpu0.icache.ReadReq_accesses::cpu0.inst 54081252 # number of ReadReq accesses(hits+misses) 582system.cpu0.icache.ReadReq_accesses::total 54081252 # number of ReadReq accesses(hits+misses) 583system.cpu0.icache.demand_accesses::cpu0.inst 54081252 # number of demand (read+write) accesses 584system.cpu0.icache.demand_accesses::total 54081252 # number of demand (read+write) accesses 585system.cpu0.icache.overall_accesses::cpu0.inst 54081252 # number of overall (read+write) accesses 586system.cpu0.icache.overall_accesses::total 54081252 # number of overall (read+write) accesses 587system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.016933 # miss rate for ReadReq accesses 588system.cpu0.icache.demand_miss_rate::cpu0.inst 0.016933 # miss rate for demand accesses 589system.cpu0.icache.overall_miss_rate::cpu0.inst 0.016933 # miss rate for overall accesses 590system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14664.130944 # average ReadReq miss latency 591system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14664.130944 # average overall miss latency 592system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14664.130944 # average overall miss latency 593system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 594system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 595system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked 596system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked 597system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 598system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 599system.cpu0.icache.fast_writes 0 # number of fast writes performed 600system.cpu0.icache.cache_copies 0 # number of cache copies performed 601system.cpu0.icache.writebacks::writebacks 55 # number of writebacks 602system.cpu0.icache.writebacks::total 55 # number of writebacks 603system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 915781 # number of ReadReq MSHR misses 604system.cpu0.icache.ReadReq_mshr_misses::total 915781 # number of ReadReq MSHR misses 605system.cpu0.icache.demand_mshr_misses::cpu0.inst 915781 # number of demand (read+write) MSHR misses 606system.cpu0.icache.demand_mshr_misses::total 915781 # number of demand (read+write) MSHR misses 607system.cpu0.icache.overall_mshr_misses::cpu0.inst 915781 # number of overall MSHR misses 608system.cpu0.icache.overall_mshr_misses::total 915781 # number of overall MSHR misses 609system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10681093500 # number of ReadReq MSHR miss cycles 610system.cpu0.icache.ReadReq_mshr_miss_latency::total 10681093500 # number of ReadReq MSHR miss cycles 611system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10681093500 # number of demand (read+write) MSHR miss cycles 612system.cpu0.icache.demand_mshr_miss_latency::total 10681093500 # number of demand (read+write) MSHR miss cycles 613system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10681093500 # number of overall MSHR miss cycles 614system.cpu0.icache.overall_mshr_miss_latency::total 10681093500 # number of overall MSHR miss cycles 615system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.016933 # mshr miss rate for ReadReq accesses 616system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.016933 # mshr miss rate for demand accesses 617system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.016933 # mshr miss rate for overall accesses 618system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11663.370937 # average ReadReq mshr miss latency 619system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11663.370937 # average overall mshr miss latency 620system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11663.370937 # average overall mshr miss latency 621system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate 622system.cpu0.dcache.replacements 1338438 # number of replacements 623system.cpu0.dcache.tagsinuse 503.524900 # Cycle average of tags in use 624system.cpu0.dcache.total_refs 13348404 # Total number of references to valid blocks. 625system.cpu0.dcache.sampled_refs 1338837 # Sample count of references to valid blocks. 626system.cpu0.dcache.avg_refs 9.970149 # Average number of references to valid blocks. 627system.cpu0.dcache.warmup_cycle 83958000 # Cycle when the warmup percentage was hit. 628system.cpu0.dcache.occ_blocks::cpu0.data 503.524900 # Average occupied blocks per requestor 629system.cpu0.dcache.occ_percent::cpu0.data 0.983447 # Average percentage of cache occupancy 630system.cpu0.dcache.occ_percent::total 0.983447 # Average percentage of cache occupancy 631system.cpu0.dcache.ReadReq_hits::cpu0.data 7421006 # number of ReadReq hits 632system.cpu0.dcache.ReadReq_hits::total 7421006 # number of ReadReq hits 633system.cpu0.dcache.WriteReq_hits::cpu0.data 5560133 # number of WriteReq hits 634system.cpu0.dcache.WriteReq_hits::total 5560133 # number of WriteReq hits 635system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 176505 # number of LoadLockedReq hits 636system.cpu0.dcache.LoadLockedReq_hits::total 176505 # number of LoadLockedReq hits 637system.cpu0.dcache.StoreCondReq_hits::cpu0.data 191674 # number of StoreCondReq hits 638system.cpu0.dcache.StoreCondReq_hits::total 191674 # number of StoreCondReq hits 639system.cpu0.dcache.demand_hits::cpu0.data 12981139 # number of demand (read+write) hits 640system.cpu0.dcache.demand_hits::total 12981139 # number of demand (read+write) hits 641system.cpu0.dcache.overall_hits::cpu0.data 12981139 # number of overall hits 642system.cpu0.dcache.overall_hits::total 12981139 # number of overall hits 643system.cpu0.dcache.ReadReq_misses::cpu0.data 1036101 # number of ReadReq misses 644system.cpu0.dcache.ReadReq_misses::total 1036101 # number of ReadReq misses 645system.cpu0.dcache.WriteReq_misses::cpu0.data 291536 # number of WriteReq misses 646system.cpu0.dcache.WriteReq_misses::total 291536 # number of WriteReq misses 647system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 16544 # number of LoadLockedReq misses 648system.cpu0.dcache.LoadLockedReq_misses::total 16544 # number of LoadLockedReq misses 649system.cpu0.dcache.StoreCondReq_misses::cpu0.data 410 # number of StoreCondReq misses 650system.cpu0.dcache.StoreCondReq_misses::total 410 # number of StoreCondReq misses 651system.cpu0.dcache.demand_misses::cpu0.data 1327637 # number of demand (read+write) misses 652system.cpu0.dcache.demand_misses::total 1327637 # number of demand (read+write) misses 653system.cpu0.dcache.overall_misses::cpu0.data 1327637 # number of overall misses 654system.cpu0.dcache.overall_misses::total 1327637 # number of overall misses 655system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 26570279500 # number of ReadReq miss cycles 656system.cpu0.dcache.ReadReq_miss_latency::total 26570279500 # number of ReadReq miss cycles 657system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 9109954000 # number of WriteReq miss cycles 658system.cpu0.dcache.WriteReq_miss_latency::total 9109954000 # number of WriteReq miss cycles 659system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 234949000 # number of LoadLockedReq miss cycles 660system.cpu0.dcache.LoadLockedReq_miss_latency::total 234949000 # number of LoadLockedReq miss cycles 661system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 2973000 # number of StoreCondReq miss cycles 662system.cpu0.dcache.StoreCondReq_miss_latency::total 2973000 # number of StoreCondReq miss cycles 663system.cpu0.dcache.demand_miss_latency::cpu0.data 35680233500 # number of demand (read+write) miss cycles 664system.cpu0.dcache.demand_miss_latency::total 35680233500 # number of demand (read+write) miss cycles 665system.cpu0.dcache.overall_miss_latency::cpu0.data 35680233500 # number of overall miss cycles 666system.cpu0.dcache.overall_miss_latency::total 35680233500 # number of overall miss cycles 667system.cpu0.dcache.ReadReq_accesses::cpu0.data 8457107 # number of ReadReq accesses(hits+misses) 668system.cpu0.dcache.ReadReq_accesses::total 8457107 # number of ReadReq accesses(hits+misses) 669system.cpu0.dcache.WriteReq_accesses::cpu0.data 5851669 # number of WriteReq accesses(hits+misses) 670system.cpu0.dcache.WriteReq_accesses::total 5851669 # number of WriteReq accesses(hits+misses) 671system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 193049 # number of LoadLockedReq accesses(hits+misses) 672system.cpu0.dcache.LoadLockedReq_accesses::total 193049 # number of LoadLockedReq accesses(hits+misses) 673system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 192084 # number of StoreCondReq accesses(hits+misses) 674system.cpu0.dcache.StoreCondReq_accesses::total 192084 # number of StoreCondReq accesses(hits+misses) 675system.cpu0.dcache.demand_accesses::cpu0.data 14308776 # number of demand (read+write) accesses 676system.cpu0.dcache.demand_accesses::total 14308776 # number of demand (read+write) accesses 677system.cpu0.dcache.overall_accesses::cpu0.data 14308776 # number of overall (read+write) accesses 678system.cpu0.dcache.overall_accesses::total 14308776 # number of overall (read+write) accesses 679system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.122512 # miss rate for ReadReq accesses 680system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049821 # miss rate for WriteReq accesses 681system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.085698 # miss rate for LoadLockedReq accesses 682system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.002134 # miss rate for StoreCondReq accesses 683system.cpu0.dcache.demand_miss_rate::cpu0.data 0.092785 # miss rate for demand accesses 684system.cpu0.dcache.overall_miss_rate::cpu0.data 0.092785 # miss rate for overall accesses 685system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 25644.487844 # average ReadReq miss latency 686system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 31248.127161 # average WriteReq miss latency 687system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14201.462766 # average LoadLockedReq miss latency 688system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7251.219512 # average StoreCondReq miss latency 689system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26874.991809 # average overall miss latency 690system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26874.991809 # average overall miss latency 691system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 692system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 693system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 694system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked 695system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 696system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 697system.cpu0.dcache.fast_writes 0 # number of fast writes performed 698system.cpu0.dcache.cache_copies 0 # number of cache copies performed 699system.cpu0.dcache.writebacks::writebacks 786441 # number of writebacks 700system.cpu0.dcache.writebacks::total 786441 # number of writebacks 701system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1036101 # number of ReadReq MSHR misses 702system.cpu0.dcache.ReadReq_mshr_misses::total 1036101 # number of ReadReq MSHR misses 703system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 291536 # number of WriteReq MSHR misses 704system.cpu0.dcache.WriteReq_mshr_misses::total 291536 # number of WriteReq MSHR misses 705system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 16544 # number of LoadLockedReq MSHR misses 706system.cpu0.dcache.LoadLockedReq_mshr_misses::total 16544 # number of LoadLockedReq MSHR misses 707system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 410 # number of StoreCondReq MSHR misses 708system.cpu0.dcache.StoreCondReq_mshr_misses::total 410 # number of StoreCondReq MSHR misses 709system.cpu0.dcache.demand_mshr_misses::cpu0.data 1327637 # number of demand (read+write) MSHR misses 710system.cpu0.dcache.demand_mshr_misses::total 1327637 # number of demand (read+write) MSHR misses 711system.cpu0.dcache.overall_mshr_misses::cpu0.data 1327637 # number of overall MSHR misses 712system.cpu0.dcache.overall_mshr_misses::total 1327637 # number of overall MSHR misses 713system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 23461938500 # number of ReadReq MSHR miss cycles 714system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23461938500 # number of ReadReq MSHR miss cycles 715system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 8235346000 # number of WriteReq MSHR miss cycles 716system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8235346000 # number of WriteReq MSHR miss cycles 717system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 185317000 # number of LoadLockedReq MSHR miss cycles 718system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 185317000 # number of LoadLockedReq MSHR miss cycles 719system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 1743000 # number of StoreCondReq MSHR miss cycles 720system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 1743000 # number of StoreCondReq MSHR miss cycles 721system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31697284500 # number of demand (read+write) MSHR miss cycles 722system.cpu0.dcache.demand_mshr_miss_latency::total 31697284500 # number of demand (read+write) MSHR miss cycles 723system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31697284500 # number of overall MSHR miss cycles 724system.cpu0.dcache.overall_mshr_miss_latency::total 31697284500 # number of overall MSHR miss cycles 725system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 884470000 # number of ReadReq MSHR uncacheable cycles 726system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 884470000 # number of ReadReq MSHR uncacheable cycles 727system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1242107000 # number of WriteReq MSHR uncacheable cycles 728system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1242107000 # number of WriteReq MSHR uncacheable cycles 729system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 2126577000 # number of overall MSHR uncacheable cycles 730system.cpu0.dcache.overall_mshr_uncacheable_latency::total 2126577000 # number of overall MSHR uncacheable cycles 731system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.122512 # mshr miss rate for ReadReq accesses 732system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.049821 # mshr miss rate for WriteReq accesses 733system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.085698 # mshr miss rate for LoadLockedReq accesses 734system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.002134 # mshr miss rate for StoreCondReq accesses 735system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.092785 # mshr miss rate for demand accesses 736system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.092785 # mshr miss rate for overall accesses 737system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 22644.451168 # average ReadReq mshr miss latency 738system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 28248.127161 # average WriteReq mshr miss latency 739system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11201.462766 # average LoadLockedReq mshr miss latency 740system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4251.219512 # average StoreCondReq mshr miss latency 741system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 23874.963186 # average overall mshr miss latency 742system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 23874.963186 # average overall mshr miss latency 743system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency 744system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency 745system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency 746system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 747system.cpu1.dtb.fetch_hits 0 # ITB hits 748system.cpu1.dtb.fetch_misses 0 # ITB misses 749system.cpu1.dtb.fetch_acv 0 # ITB acv 750system.cpu1.dtb.fetch_accesses 0 # ITB accesses 751system.cpu1.dtb.read_hits 1050117 # DTB read hits 752system.cpu1.dtb.read_misses 2992 # DTB read misses 753system.cpu1.dtb.read_acv 0 # DTB read access violations 754system.cpu1.dtb.read_accesses 239363 # DTB read accesses 755system.cpu1.dtb.write_hits 651208 # DTB write hits 756system.cpu1.dtb.write_misses 341 # DTB write misses 757system.cpu1.dtb.write_acv 29 # DTB write access violations 758system.cpu1.dtb.write_accesses 105247 # DTB write accesses 759system.cpu1.dtb.data_hits 1701325 # DTB hits 760system.cpu1.dtb.data_misses 3333 # DTB misses 761system.cpu1.dtb.data_acv 29 # DTB access violations 762system.cpu1.dtb.data_accesses 344610 # DTB accesses 763system.cpu1.itb.fetch_hits 1493438 # ITB hits 764system.cpu1.itb.fetch_misses 1216 # ITB misses 765system.cpu1.itb.fetch_acv 0 # ITB acv 766system.cpu1.itb.fetch_accesses 1494654 # ITB accesses 767system.cpu1.itb.read_hits 0 # DTB read hits 768system.cpu1.itb.read_misses 0 # DTB read misses 769system.cpu1.itb.read_acv 0 # DTB read access violations 770system.cpu1.itb.read_accesses 0 # DTB read accesses 771system.cpu1.itb.write_hits 0 # DTB write hits 772system.cpu1.itb.write_misses 0 # DTB write misses 773system.cpu1.itb.write_acv 0 # DTB write access violations 774system.cpu1.itb.write_accesses 0 # DTB write accesses 775system.cpu1.itb.data_hits 0 # DTB hits 776system.cpu1.itb.data_misses 0 # DTB misses 777system.cpu1.itb.data_acv 0 # DTB access violations 778system.cpu1.itb.data_accesses 0 # DTB accesses 779system.cpu1.numCycles 3917294190 # number of cpu cycles simulated 780system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 781system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 782system.cpu1.committedInsts 5282991 # Number of instructions committed 783system.cpu1.committedOps 5282991 # Number of ops (including micro ops) committed 784system.cpu1.num_int_alu_accesses 4948310 # Number of integer alu accesses 785system.cpu1.num_fp_alu_accesses 34031 # Number of float alu accesses 786system.cpu1.num_func_calls 158031 # number of times a function call or return occured 787system.cpu1.num_conditional_control_insts 510974 # number of instructions that are conditional controls 788system.cpu1.num_int_insts 4948310 # number of integer instructions 789system.cpu1.num_fp_insts 34031 # number of float instructions 790system.cpu1.num_int_register_reads 6886066 # number of times the integer registers were read 791system.cpu1.num_int_register_writes 3732878 # number of times the integer registers were written 792system.cpu1.num_fp_register_reads 22062 # number of times the floating registers were read 793system.cpu1.num_fp_register_writes 21862 # number of times the floating registers were written 794system.cpu1.num_mem_refs 1710778 # number of memory refs 795system.cpu1.num_load_insts 1056124 # Number of load instructions 796system.cpu1.num_store_insts 654654 # Number of store instructions 797system.cpu1.num_idle_cycles 3898237020.998010 # Number of idle cycles 798system.cpu1.num_busy_cycles 19057169.001990 # Number of busy cycles 799system.cpu1.not_idle_fraction 0.004865 # Percentage of non-idle cycles 800system.cpu1.idle_fraction 0.995135 # Percentage of idle cycles 801system.cpu1.kern.inst.arm 0 # number of arm instructions executed 802system.cpu1.kern.inst.quiesce 2318 # number of quiesce instructions executed 803system.cpu1.kern.inst.hwrei 36191 # number of hwrei instructions executed 804system.cpu1.kern.ipl_count::0 9289 32.15% 32.15% # number of times we switched to this ipl 805system.cpu1.kern.ipl_count::22 1969 6.81% 38.96% # number of times we switched to this ipl 806system.cpu1.kern.ipl_count::30 88 0.30% 39.26% # number of times we switched to this ipl 807system.cpu1.kern.ipl_count::31 17551 60.74% 100.00% # number of times we switched to this ipl 808system.cpu1.kern.ipl_count::total 28897 # number of times we switched to this ipl 809system.cpu1.kern.ipl_good::0 9279 45.20% 45.20% # number of times we switched to this ipl from a different ipl 810system.cpu1.kern.ipl_good::22 1969 9.59% 54.80% # number of times we switched to this ipl from a different ipl 811system.cpu1.kern.ipl_good::30 88 0.43% 55.22% # number of times we switched to this ipl from a different ipl 812system.cpu1.kern.ipl_good::31 9191 44.78% 100.00% # number of times we switched to this ipl from a different ipl 813system.cpu1.kern.ipl_good::total 20527 # number of times we switched to this ipl from a different ipl 814system.cpu1.kern.ipl_ticks::0 1917878582000 97.92% 97.92% # number of cycles we spent at this ipl 815system.cpu1.kern.ipl_ticks::22 507844000 0.03% 97.94% # number of cycles we spent at this ipl 816system.cpu1.kern.ipl_ticks::30 54239000 0.00% 97.95% # number of cycles we spent at this ipl 817system.cpu1.kern.ipl_ticks::31 40205672000 2.05% 100.00% # number of cycles we spent at this ipl 818system.cpu1.kern.ipl_ticks::total 1958646337000 # number of cycles we spent at this ipl 819system.cpu1.kern.ipl_used::0 0.998923 # fraction of swpipl calls that actually changed the ipl 820system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl 821system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl 822system.cpu1.kern.ipl_used::31 0.523674 # fraction of swpipl calls that actually changed the ipl 823system.cpu1.kern.syscall::3 11 10.58% 10.58% # number of syscalls executed 824system.cpu1.kern.syscall::6 10 9.62% 20.19% # number of syscalls executed 825system.cpu1.kern.syscall::15 1 0.96% 21.15% # number of syscalls executed 826system.cpu1.kern.syscall::17 6 5.77% 26.92% # number of syscalls executed 827system.cpu1.kern.syscall::23 3 2.88% 29.81% # number of syscalls executed 828system.cpu1.kern.syscall::24 3 2.88% 32.69% # number of syscalls executed 829system.cpu1.kern.syscall::33 4 3.85% 36.54% # number of syscalls executed 830system.cpu1.kern.syscall::45 18 17.31% 53.85% # number of syscalls executed 831system.cpu1.kern.syscall::47 3 2.88% 56.73% # number of syscalls executed 832system.cpu1.kern.syscall::59 1 0.96% 57.69% # number of syscalls executed 833system.cpu1.kern.syscall::71 31 29.81% 87.50% # number of syscalls executed 834system.cpu1.kern.syscall::74 10 9.62% 97.12% # number of syscalls executed 835system.cpu1.kern.syscall::132 3 2.88% 100.00% # number of syscalls executed 836system.cpu1.kern.syscall::total 104 # number of syscalls executed 837system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed 838system.cpu1.kern.callpal::wripir 6 0.02% 0.02% # number of callpals executed 839system.cpu1.kern.callpal::wrmces 1 0.00% 0.03% # number of callpals executed 840system.cpu1.kern.callpal::wrfen 1 0.00% 0.03% # number of callpals executed 841system.cpu1.kern.callpal::swpctx 337 1.14% 1.17% # number of callpals executed 842system.cpu1.kern.callpal::tbi 3 0.01% 1.18% # number of callpals executed 843system.cpu1.kern.callpal::wrent 7 0.02% 1.20% # number of callpals executed 844system.cpu1.kern.callpal::swpipl 24309 82.25% 83.46% # number of callpals executed 845system.cpu1.kern.callpal::rdps 2170 7.34% 90.80% # number of callpals executed 846system.cpu1.kern.callpal::wrkgp 1 0.00% 90.80% # number of callpals executed 847system.cpu1.kern.callpal::wrusp 4 0.01% 90.82% # number of callpals executed 848system.cpu1.kern.callpal::whami 3 0.01% 90.83% # number of callpals executed 849system.cpu1.kern.callpal::rti 2530 8.56% 99.39% # number of callpals executed 850system.cpu1.kern.callpal::callsys 136 0.46% 99.85% # number of callpals executed 851system.cpu1.kern.callpal::imb 44 0.15% 100.00% # number of callpals executed 852system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed 853system.cpu1.kern.callpal::total 29554 # number of callpals executed 854system.cpu1.kern.mode_switch::kernel 804 # number of protection mode switches 855system.cpu1.kern.mode_switch::user 464 # number of protection mode switches 856system.cpu1.kern.mode_switch::idle 2064 # number of protection mode switches 857system.cpu1.kern.mode_good::kernel 477 858system.cpu1.kern.mode_good::user 464 859system.cpu1.kern.mode_good::idle 13 860system.cpu1.kern.mode_switch_good::kernel 0.593284 # fraction of useful protection mode switches 861system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches 862system.cpu1.kern.mode_switch_good::idle 0.006298 # fraction of useful protection mode switches 863system.cpu1.kern.mode_switch_good::total 1.599582 # fraction of useful protection mode switches 864system.cpu1.kern.mode_ticks::kernel 3571416000 0.18% 0.18% # number of ticks spent at the given mode 865system.cpu1.kern.mode_ticks::user 1745054000 0.09% 0.27% # number of ticks spent at the given mode 866system.cpu1.kern.mode_ticks::idle 1953329865000 99.73% 100.00% # number of ticks spent at the given mode 867system.cpu1.kern.swap_context 338 # number of times the context was actually changed 868system.cpu1.icache.replacements 86457 # number of replacements 869system.cpu1.icache.tagsinuse 419.807616 # Cycle average of tags in use 870system.cpu1.icache.total_refs 5199349 # Total number of references to valid blocks. 871system.cpu1.icache.sampled_refs 86969 # Sample count of references to valid blocks. 872system.cpu1.icache.avg_refs 59.783935 # Average number of references to valid blocks. 873system.cpu1.icache.warmup_cycle 1942711132000 # Cycle when the warmup percentage was hit. 874system.cpu1.icache.occ_blocks::cpu1.inst 419.807616 # Average occupied blocks per requestor 875system.cpu1.icache.occ_percent::cpu1.inst 0.819937 # Average percentage of cache occupancy 876system.cpu1.icache.occ_percent::total 0.819937 # Average percentage of cache occupancy 877system.cpu1.icache.ReadReq_hits::cpu1.inst 5199349 # number of ReadReq hits 878system.cpu1.icache.ReadReq_hits::total 5199349 # number of ReadReq hits 879system.cpu1.icache.demand_hits::cpu1.inst 5199349 # number of demand (read+write) hits 880system.cpu1.icache.demand_hits::total 5199349 # number of demand (read+write) hits 881system.cpu1.icache.overall_hits::cpu1.inst 5199349 # number of overall hits 882system.cpu1.icache.overall_hits::total 5199349 # number of overall hits 883system.cpu1.icache.ReadReq_misses::cpu1.inst 87005 # number of ReadReq misses 884system.cpu1.icache.ReadReq_misses::total 87005 # number of ReadReq misses 885system.cpu1.icache.demand_misses::cpu1.inst 87005 # number of demand (read+write) misses 886system.cpu1.icache.demand_misses::total 87005 # number of demand (read+write) misses 887system.cpu1.icache.overall_misses::cpu1.inst 87005 # number of overall misses 888system.cpu1.icache.overall_misses::total 87005 # number of overall misses 889system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 1260607500 # number of ReadReq miss cycles 890system.cpu1.icache.ReadReq_miss_latency::total 1260607500 # number of ReadReq miss cycles 891system.cpu1.icache.demand_miss_latency::cpu1.inst 1260607500 # number of demand (read+write) miss cycles 892system.cpu1.icache.demand_miss_latency::total 1260607500 # number of demand (read+write) miss cycles 893system.cpu1.icache.overall_miss_latency::cpu1.inst 1260607500 # number of overall miss cycles 894system.cpu1.icache.overall_miss_latency::total 1260607500 # number of overall miss cycles 895system.cpu1.icache.ReadReq_accesses::cpu1.inst 5286354 # number of ReadReq accesses(hits+misses) 896system.cpu1.icache.ReadReq_accesses::total 5286354 # number of ReadReq accesses(hits+misses) 897system.cpu1.icache.demand_accesses::cpu1.inst 5286354 # number of demand (read+write) accesses 898system.cpu1.icache.demand_accesses::total 5286354 # number of demand (read+write) accesses 899system.cpu1.icache.overall_accesses::cpu1.inst 5286354 # number of overall (read+write) accesses 900system.cpu1.icache.overall_accesses::total 5286354 # number of overall (read+write) accesses 901system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.016458 # miss rate for ReadReq accesses 902system.cpu1.icache.demand_miss_rate::cpu1.inst 0.016458 # miss rate for demand accesses 903system.cpu1.icache.overall_miss_rate::cpu1.inst 0.016458 # miss rate for overall accesses 904system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14488.908683 # average ReadReq miss latency 905system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14488.908683 # average overall miss latency 906system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14488.908683 # average overall miss latency 907system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 908system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 909system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked 910system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked 911system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 912system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 913system.cpu1.icache.fast_writes 0 # number of fast writes performed 914system.cpu1.icache.cache_copies 0 # number of cache copies performed 915system.cpu1.icache.writebacks::writebacks 14 # number of writebacks 916system.cpu1.icache.writebacks::total 14 # number of writebacks 917system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 87005 # number of ReadReq MSHR misses 918system.cpu1.icache.ReadReq_mshr_misses::total 87005 # number of ReadReq MSHR misses 919system.cpu1.icache.demand_mshr_misses::cpu1.inst 87005 # number of demand (read+write) MSHR misses 920system.cpu1.icache.demand_mshr_misses::total 87005 # number of demand (read+write) MSHR misses 921system.cpu1.icache.overall_mshr_misses::cpu1.inst 87005 # number of overall MSHR misses 922system.cpu1.icache.overall_mshr_misses::total 87005 # number of overall MSHR misses 923system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 999558500 # number of ReadReq MSHR miss cycles 924system.cpu1.icache.ReadReq_mshr_miss_latency::total 999558500 # number of ReadReq MSHR miss cycles 925system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 999558500 # number of demand (read+write) MSHR miss cycles 926system.cpu1.icache.demand_mshr_miss_latency::total 999558500 # number of demand (read+write) MSHR miss cycles 927system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 999558500 # number of overall MSHR miss cycles 928system.cpu1.icache.overall_mshr_miss_latency::total 999558500 # number of overall MSHR miss cycles 929system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016458 # mshr miss rate for ReadReq accesses 930system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.016458 # mshr miss rate for demand accesses 931system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.016458 # mshr miss rate for overall accesses 932system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11488.517901 # average ReadReq mshr miss latency 933system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11488.517901 # average overall mshr miss latency 934system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11488.517901 # average overall mshr miss latency 935system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate 936system.cpu1.dcache.replacements 52960 # number of replacements 937system.cpu1.dcache.tagsinuse 389.521271 # Cycle average of tags in use 938system.cpu1.dcache.total_refs 1644934 # Total number of references to valid blocks. 939system.cpu1.dcache.sampled_refs 53472 # Sample count of references to valid blocks. 940system.cpu1.dcache.avg_refs 30.762530 # Average number of references to valid blocks. 941system.cpu1.dcache.warmup_cycle 1942411783000 # Cycle when the warmup percentage was hit. 942system.cpu1.dcache.occ_blocks::cpu1.data 389.521271 # Average occupied blocks per requestor 943system.cpu1.dcache.occ_percent::cpu1.data 0.760784 # Average percentage of cache occupancy 944system.cpu1.dcache.occ_percent::total 0.760784 # Average percentage of cache occupancy 945system.cpu1.dcache.ReadReq_hits::cpu1.data 1003161 # number of ReadReq hits 946system.cpu1.dcache.ReadReq_hits::total 1003161 # number of ReadReq hits 947system.cpu1.dcache.WriteReq_hits::cpu1.data 616899 # number of WriteReq hits 948system.cpu1.dcache.WriteReq_hits::total 616899 # number of WriteReq hits 949system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 11784 # number of LoadLockedReq hits 950system.cpu1.dcache.LoadLockedReq_hits::total 11784 # number of LoadLockedReq hits 951system.cpu1.dcache.StoreCondReq_hits::cpu1.data 11526 # number of StoreCondReq hits 952system.cpu1.dcache.StoreCondReq_hits::total 11526 # number of StoreCondReq hits 953system.cpu1.dcache.demand_hits::cpu1.data 1620060 # number of demand (read+write) hits 954system.cpu1.dcache.demand_hits::total 1620060 # number of demand (read+write) hits 955system.cpu1.dcache.overall_hits::cpu1.data 1620060 # number of overall hits 956system.cpu1.dcache.overall_hits::total 1620060 # number of overall hits 957system.cpu1.dcache.ReadReq_misses::cpu1.data 37113 # number of ReadReq misses 958system.cpu1.dcache.ReadReq_misses::total 37113 # number of ReadReq misses 959system.cpu1.dcache.WriteReq_misses::cpu1.data 20421 # number of WriteReq misses 960system.cpu1.dcache.WriteReq_misses::total 20421 # number of WriteReq misses 961system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 982 # number of LoadLockedReq misses 962system.cpu1.dcache.LoadLockedReq_misses::total 982 # number of LoadLockedReq misses 963system.cpu1.dcache.StoreCondReq_misses::cpu1.data 505 # number of StoreCondReq misses 964system.cpu1.dcache.StoreCondReq_misses::total 505 # number of StoreCondReq misses 965system.cpu1.dcache.demand_misses::cpu1.data 57534 # number of demand (read+write) misses 966system.cpu1.dcache.demand_misses::total 57534 # number of demand (read+write) misses 967system.cpu1.dcache.overall_misses::cpu1.data 57534 # number of overall misses 968system.cpu1.dcache.overall_misses::total 57534 # number of overall misses 969system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 533263000 # number of ReadReq miss cycles 970system.cpu1.dcache.ReadReq_miss_latency::total 533263000 # number of ReadReq miss cycles 971system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 556796000 # number of WriteReq miss cycles 972system.cpu1.dcache.WriteReq_miss_latency::total 556796000 # number of WriteReq miss cycles 973system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 13079000 # number of LoadLockedReq miss cycles 974system.cpu1.dcache.LoadLockedReq_miss_latency::total 13079000 # number of LoadLockedReq miss cycles 975system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 6416000 # number of StoreCondReq miss cycles 976system.cpu1.dcache.StoreCondReq_miss_latency::total 6416000 # number of StoreCondReq miss cycles 977system.cpu1.dcache.demand_miss_latency::cpu1.data 1090059000 # number of demand (read+write) miss cycles 978system.cpu1.dcache.demand_miss_latency::total 1090059000 # number of demand (read+write) miss cycles 979system.cpu1.dcache.overall_miss_latency::cpu1.data 1090059000 # number of overall miss cycles 980system.cpu1.dcache.overall_miss_latency::total 1090059000 # number of overall miss cycles 981system.cpu1.dcache.ReadReq_accesses::cpu1.data 1040274 # number of ReadReq accesses(hits+misses) 982system.cpu1.dcache.ReadReq_accesses::total 1040274 # number of ReadReq accesses(hits+misses) 983system.cpu1.dcache.WriteReq_accesses::cpu1.data 637320 # number of WriteReq accesses(hits+misses) 984system.cpu1.dcache.WriteReq_accesses::total 637320 # number of WriteReq accesses(hits+misses) 985system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 12766 # number of LoadLockedReq accesses(hits+misses) 986system.cpu1.dcache.LoadLockedReq_accesses::total 12766 # number of LoadLockedReq accesses(hits+misses) 987system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 12031 # number of StoreCondReq accesses(hits+misses) 988system.cpu1.dcache.StoreCondReq_accesses::total 12031 # number of StoreCondReq accesses(hits+misses) 989system.cpu1.dcache.demand_accesses::cpu1.data 1677594 # number of demand (read+write) accesses 990system.cpu1.dcache.demand_accesses::total 1677594 # number of demand (read+write) accesses 991system.cpu1.dcache.overall_accesses::cpu1.data 1677594 # number of overall (read+write) accesses 992system.cpu1.dcache.overall_accesses::total 1677594 # number of overall (read+write) accesses 993system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.035676 # miss rate for ReadReq accesses 994system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.032042 # miss rate for WriteReq accesses 995system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.076923 # miss rate for LoadLockedReq accesses 996system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.041975 # miss rate for StoreCondReq accesses 997system.cpu1.dcache.demand_miss_rate::cpu1.data 0.034296 # miss rate for demand accesses 998system.cpu1.dcache.overall_miss_rate::cpu1.data 0.034296 # miss rate for overall accesses 999system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14368.630938 # average ReadReq miss latency 1000system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 27265.853778 # average WriteReq miss latency 1001system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13318.737271 # average LoadLockedReq miss latency 1002system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12704.950495 # average StoreCondReq miss latency 1003system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18946.344770 # average overall miss latency 1004system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18946.344770 # average overall miss latency 1005system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1006system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1007system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 1008system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked 1009system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1010system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1011system.cpu1.dcache.fast_writes 0 # number of fast writes performed 1012system.cpu1.dcache.cache_copies 0 # number of cache copies performed 1013system.cpu1.dcache.writebacks::writebacks 29784 # number of writebacks 1014system.cpu1.dcache.writebacks::total 29784 # number of writebacks 1015system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 37113 # number of ReadReq MSHR misses 1016system.cpu1.dcache.ReadReq_mshr_misses::total 37113 # number of ReadReq MSHR misses 1017system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 20421 # number of WriteReq MSHR misses 1018system.cpu1.dcache.WriteReq_mshr_misses::total 20421 # number of WriteReq MSHR misses 1019system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 982 # number of LoadLockedReq MSHR misses 1020system.cpu1.dcache.LoadLockedReq_mshr_misses::total 982 # number of LoadLockedReq MSHR misses 1021system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 505 # number of StoreCondReq MSHR misses 1022system.cpu1.dcache.StoreCondReq_mshr_misses::total 505 # number of StoreCondReq MSHR misses 1023system.cpu1.dcache.demand_mshr_misses::cpu1.data 57534 # number of demand (read+write) MSHR misses 1024system.cpu1.dcache.demand_mshr_misses::total 57534 # number of demand (read+write) MSHR misses 1025system.cpu1.dcache.overall_mshr_misses::cpu1.data 57534 # number of overall MSHR misses 1026system.cpu1.dcache.overall_mshr_misses::total 57534 # number of overall MSHR misses 1027system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 421922000 # number of ReadReq MSHR miss cycles 1028system.cpu1.dcache.ReadReq_mshr_miss_latency::total 421922000 # number of ReadReq MSHR miss cycles 1029system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 495533000 # number of WriteReq MSHR miss cycles 1030system.cpu1.dcache.WriteReq_mshr_miss_latency::total 495533000 # number of WriteReq MSHR miss cycles 1031system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 10133000 # number of LoadLockedReq MSHR miss cycles 1032system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 10133000 # number of LoadLockedReq MSHR miss cycles 1033system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 4901000 # number of StoreCondReq MSHR miss cycles 1034system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 4901000 # number of StoreCondReq MSHR miss cycles 1035system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 917455000 # number of demand (read+write) MSHR miss cycles 1036system.cpu1.dcache.demand_mshr_miss_latency::total 917455000 # number of demand (read+write) MSHR miss cycles 1037system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 917455000 # number of overall MSHR miss cycles 1038system.cpu1.dcache.overall_mshr_miss_latency::total 917455000 # number of overall MSHR miss cycles 1039system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 11413500 # number of ReadReq MSHR uncacheable cycles 1040system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 11413500 # number of ReadReq MSHR uncacheable cycles 1041system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 298050500 # number of WriteReq MSHR uncacheable cycles 1042system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 298050500 # number of WriteReq MSHR uncacheable cycles 1043system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 309464000 # number of overall MSHR uncacheable cycles 1044system.cpu1.dcache.overall_mshr_uncacheable_latency::total 309464000 # number of overall MSHR uncacheable cycles 1045system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035676 # mshr miss rate for ReadReq accesses 1046system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.032042 # mshr miss rate for WriteReq accesses 1047system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.076923 # mshr miss rate for LoadLockedReq accesses 1048system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.041975 # mshr miss rate for StoreCondReq accesses 1049system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.034296 # mshr miss rate for demand accesses 1050system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.034296 # mshr miss rate for overall accesses 1051system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11368.577048 # average ReadReq mshr miss latency 1052system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24265.853778 # average WriteReq mshr miss latency 1053system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10318.737271 # average LoadLockedReq mshr miss latency 1054system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 9704.950495 # average StoreCondReq mshr miss latency 1055system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15946.310008 # average overall mshr miss latency 1056system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15946.310008 # average overall mshr miss latency 1057system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency 1058system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency 1059system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency 1060system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1061 1062---------- End Simulation Statistics ---------- 1063