config.ini revision 10260
110260SAndrew.Bardsley@arm.com[root] 210260SAndrew.Bardsley@arm.comtype=Root 310260SAndrew.Bardsley@arm.comchildren=system 410260SAndrew.Bardsley@arm.comeventq_index=0 510260SAndrew.Bardsley@arm.comfull_system=false 610260SAndrew.Bardsley@arm.comsim_quantum=0 710260SAndrew.Bardsley@arm.comtime_sync_enable=false 810260SAndrew.Bardsley@arm.comtime_sync_period=100000000000 910260SAndrew.Bardsley@arm.comtime_sync_spin_threshold=100000000 1010260SAndrew.Bardsley@arm.com 1110260SAndrew.Bardsley@arm.com[system] 1210260SAndrew.Bardsley@arm.comtype=System 1310260SAndrew.Bardsley@arm.comchildren=clk_domain cpu cpu_clk_domain membus physmem voltage_domain 1410260SAndrew.Bardsley@arm.comboot_osflags=a 1510260SAndrew.Bardsley@arm.comcache_line_size=64 1610260SAndrew.Bardsley@arm.comclk_domain=system.clk_domain 1710260SAndrew.Bardsley@arm.comeventq_index=0 1810260SAndrew.Bardsley@arm.cominit_param=0 1910260SAndrew.Bardsley@arm.comkernel= 2010260SAndrew.Bardsley@arm.comload_addr_mask=1099511627775 2110260SAndrew.Bardsley@arm.comload_offset=0 2210260SAndrew.Bardsley@arm.commem_mode=timing 2310260SAndrew.Bardsley@arm.commem_ranges= 2410260SAndrew.Bardsley@arm.commemories=system.physmem 2510260SAndrew.Bardsley@arm.comnum_work_ids=16 2610260SAndrew.Bardsley@arm.comreadfile= 2710260SAndrew.Bardsley@arm.comsymbolfile= 2810260SAndrew.Bardsley@arm.comwork_begin_ckpt_count=0 2910260SAndrew.Bardsley@arm.comwork_begin_cpu_id_exit=-1 3010260SAndrew.Bardsley@arm.comwork_begin_exit_count=0 3110260SAndrew.Bardsley@arm.comwork_cpus_ckpt_count=0 3210260SAndrew.Bardsley@arm.comwork_end_ckpt_count=0 3310260SAndrew.Bardsley@arm.comwork_end_exit_count=0 3410260SAndrew.Bardsley@arm.comwork_item_id=-1 3510260SAndrew.Bardsley@arm.comsystem_port=system.membus.slave[0] 3610260SAndrew.Bardsley@arm.com 3710260SAndrew.Bardsley@arm.com[system.clk_domain] 3810260SAndrew.Bardsley@arm.comtype=SrcClockDomain 3910260SAndrew.Bardsley@arm.comclock=1000 4010260SAndrew.Bardsley@arm.comeventq_index=0 4110260SAndrew.Bardsley@arm.comvoltage_domain=system.voltage_domain 4210260SAndrew.Bardsley@arm.com 4310260SAndrew.Bardsley@arm.com[system.cpu] 4410260SAndrew.Bardsley@arm.comtype=MinorCPU 4510260SAndrew.Bardsley@arm.comchildren=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload 4610260SAndrew.Bardsley@arm.combranchPred=system.cpu.branchPred 4710260SAndrew.Bardsley@arm.comchecker=Null 4810260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 4910260SAndrew.Bardsley@arm.comcpu_id=0 5010260SAndrew.Bardsley@arm.comdecodeCycleInput=true 5110260SAndrew.Bardsley@arm.comdecodeInputBufferSize=3 5210260SAndrew.Bardsley@arm.comdecodeInputWidth=2 5310260SAndrew.Bardsley@arm.comdecodeToExecuteForwardDelay=1 5410260SAndrew.Bardsley@arm.comdo_checkpoint_insts=true 5510260SAndrew.Bardsley@arm.comdo_quiesce=true 5610260SAndrew.Bardsley@arm.comdo_statistics_insts=true 5710260SAndrew.Bardsley@arm.comdstage2_mmu=system.cpu.dstage2_mmu 5810260SAndrew.Bardsley@arm.comdtb=system.cpu.dtb 5910260SAndrew.Bardsley@arm.comenableIdling=true 6010260SAndrew.Bardsley@arm.comeventq_index=0 6110260SAndrew.Bardsley@arm.comexecuteAllowEarlyMemoryIssue=true 6210260SAndrew.Bardsley@arm.comexecuteBranchDelay=1 6310260SAndrew.Bardsley@arm.comexecuteCommitLimit=2 6410260SAndrew.Bardsley@arm.comexecuteCycleInput=true 6510260SAndrew.Bardsley@arm.comexecuteFuncUnits=system.cpu.executeFuncUnits 6610260SAndrew.Bardsley@arm.comexecuteInputBufferSize=7 6710260SAndrew.Bardsley@arm.comexecuteInputWidth=2 6810260SAndrew.Bardsley@arm.comexecuteIssueLimit=2 6910260SAndrew.Bardsley@arm.comexecuteLSQMaxStoreBufferStoresPerCycle=2 7010260SAndrew.Bardsley@arm.comexecuteLSQRequestsQueueSize=1 7110260SAndrew.Bardsley@arm.comexecuteLSQStoreBufferSize=5 7210260SAndrew.Bardsley@arm.comexecuteLSQTransfersQueueSize=2 7310260SAndrew.Bardsley@arm.comexecuteMaxAccessesInMemory=2 7410260SAndrew.Bardsley@arm.comexecuteMemoryCommitLimit=1 7510260SAndrew.Bardsley@arm.comexecuteMemoryIssueLimit=1 7610260SAndrew.Bardsley@arm.comexecuteMemoryWidth=0 7710260SAndrew.Bardsley@arm.comexecuteSetTraceTimeOnCommit=true 7810260SAndrew.Bardsley@arm.comexecuteSetTraceTimeOnIssue=false 7910260SAndrew.Bardsley@arm.comfetch1FetchLimit=1 8010260SAndrew.Bardsley@arm.comfetch1LineSnapWidth=0 8110260SAndrew.Bardsley@arm.comfetch1LineWidth=0 8210260SAndrew.Bardsley@arm.comfetch1ToFetch2BackwardDelay=1 8310260SAndrew.Bardsley@arm.comfetch1ToFetch2ForwardDelay=1 8410260SAndrew.Bardsley@arm.comfetch2CycleInput=true 8510260SAndrew.Bardsley@arm.comfetch2InputBufferSize=2 8610260SAndrew.Bardsley@arm.comfetch2ToDecodeForwardDelay=1 8710260SAndrew.Bardsley@arm.comfunction_trace=false 8810260SAndrew.Bardsley@arm.comfunction_trace_start=0 8910260SAndrew.Bardsley@arm.cominterrupts=system.cpu.interrupts 9010260SAndrew.Bardsley@arm.comisa=system.cpu.isa 9110260SAndrew.Bardsley@arm.comistage2_mmu=system.cpu.istage2_mmu 9210260SAndrew.Bardsley@arm.comitb=system.cpu.itb 9310260SAndrew.Bardsley@arm.commax_insts_all_threads=0 9410260SAndrew.Bardsley@arm.commax_insts_any_thread=0 9510260SAndrew.Bardsley@arm.commax_loads_all_threads=0 9610260SAndrew.Bardsley@arm.commax_loads_any_thread=0 9710260SAndrew.Bardsley@arm.comnumThreads=1 9810260SAndrew.Bardsley@arm.comprofile=0 9910260SAndrew.Bardsley@arm.comprogress_interval=0 10010260SAndrew.Bardsley@arm.comsimpoint_start_insts= 10110260SAndrew.Bardsley@arm.comswitched_out=false 10210260SAndrew.Bardsley@arm.comsystem=system 10310260SAndrew.Bardsley@arm.comtracer=system.cpu.tracer 10410260SAndrew.Bardsley@arm.comworkload=system.cpu.workload 10510260SAndrew.Bardsley@arm.comdcache_port=system.cpu.dcache.cpu_side 10610260SAndrew.Bardsley@arm.comicache_port=system.cpu.icache.cpu_side 10710260SAndrew.Bardsley@arm.com 10810260SAndrew.Bardsley@arm.com[system.cpu.branchPred] 10910260SAndrew.Bardsley@arm.comtype=BranchPredictor 11010260SAndrew.Bardsley@arm.comBTBEntries=4096 11110260SAndrew.Bardsley@arm.comBTBTagSize=16 11210260SAndrew.Bardsley@arm.comRASSize=16 11310260SAndrew.Bardsley@arm.comchoiceCtrBits=2 11410260SAndrew.Bardsley@arm.comchoicePredictorSize=8192 11510260SAndrew.Bardsley@arm.comeventq_index=0 11610260SAndrew.Bardsley@arm.comglobalCtrBits=2 11710260SAndrew.Bardsley@arm.comglobalPredictorSize=8192 11810260SAndrew.Bardsley@arm.cominstShiftAmt=2 11910260SAndrew.Bardsley@arm.comlocalCtrBits=2 12010260SAndrew.Bardsley@arm.comlocalHistoryTableSize=2048 12110260SAndrew.Bardsley@arm.comlocalPredictorSize=2048 12210260SAndrew.Bardsley@arm.comnumThreads=1 12310260SAndrew.Bardsley@arm.compredType=tournament 12410260SAndrew.Bardsley@arm.com 12510260SAndrew.Bardsley@arm.com[system.cpu.dcache] 12610260SAndrew.Bardsley@arm.comtype=BaseCache 12710260SAndrew.Bardsley@arm.comchildren=tags 12810260SAndrew.Bardsley@arm.comaddr_ranges=0:18446744073709551615 12910260SAndrew.Bardsley@arm.comassoc=2 13010260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 13110260SAndrew.Bardsley@arm.comeventq_index=0 13210260SAndrew.Bardsley@arm.comforward_snoops=true 13310260SAndrew.Bardsley@arm.comhit_latency=2 13410260SAndrew.Bardsley@arm.comis_top_level=true 13510260SAndrew.Bardsley@arm.commax_miss_count=0 13610260SAndrew.Bardsley@arm.commshrs=4 13710260SAndrew.Bardsley@arm.comprefetch_on_access=false 13810260SAndrew.Bardsley@arm.comprefetcher=Null 13910260SAndrew.Bardsley@arm.comresponse_latency=2 14010260SAndrew.Bardsley@arm.comsequential_access=false 14110260SAndrew.Bardsley@arm.comsize=262144 14210260SAndrew.Bardsley@arm.comsystem=system 14310260SAndrew.Bardsley@arm.comtags=system.cpu.dcache.tags 14410260SAndrew.Bardsley@arm.comtgts_per_mshr=20 14510260SAndrew.Bardsley@arm.comtwo_queue=false 14610260SAndrew.Bardsley@arm.comwrite_buffers=8 14710260SAndrew.Bardsley@arm.comcpu_side=system.cpu.dcache_port 14810260SAndrew.Bardsley@arm.commem_side=system.cpu.toL2Bus.slave[1] 14910260SAndrew.Bardsley@arm.com 15010260SAndrew.Bardsley@arm.com[system.cpu.dcache.tags] 15110260SAndrew.Bardsley@arm.comtype=LRU 15210260SAndrew.Bardsley@arm.comassoc=2 15310260SAndrew.Bardsley@arm.comblock_size=64 15410260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 15510260SAndrew.Bardsley@arm.comeventq_index=0 15610260SAndrew.Bardsley@arm.comhit_latency=2 15710260SAndrew.Bardsley@arm.comsequential_access=false 15810260SAndrew.Bardsley@arm.comsize=262144 15910260SAndrew.Bardsley@arm.com 16010260SAndrew.Bardsley@arm.com[system.cpu.dstage2_mmu] 16110260SAndrew.Bardsley@arm.comtype=ArmStage2MMU 16210260SAndrew.Bardsley@arm.comchildren=stage2_tlb 16310260SAndrew.Bardsley@arm.comeventq_index=0 16410260SAndrew.Bardsley@arm.comstage2_tlb=system.cpu.dstage2_mmu.stage2_tlb 16510260SAndrew.Bardsley@arm.comtlb=system.cpu.dtb 16610260SAndrew.Bardsley@arm.com 16710260SAndrew.Bardsley@arm.com[system.cpu.dstage2_mmu.stage2_tlb] 16810260SAndrew.Bardsley@arm.comtype=ArmTLB 16910260SAndrew.Bardsley@arm.comchildren=walker 17010260SAndrew.Bardsley@arm.comeventq_index=0 17110260SAndrew.Bardsley@arm.comis_stage2=true 17210260SAndrew.Bardsley@arm.comsize=32 17310260SAndrew.Bardsley@arm.comwalker=system.cpu.dstage2_mmu.stage2_tlb.walker 17410260SAndrew.Bardsley@arm.com 17510260SAndrew.Bardsley@arm.com[system.cpu.dstage2_mmu.stage2_tlb.walker] 17610260SAndrew.Bardsley@arm.comtype=ArmTableWalker 17710260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 17810260SAndrew.Bardsley@arm.comeventq_index=0 17910260SAndrew.Bardsley@arm.comis_stage2=true 18010260SAndrew.Bardsley@arm.comnum_squash_per_cycle=2 18110260SAndrew.Bardsley@arm.comsys=system 18210260SAndrew.Bardsley@arm.comport=system.cpu.toL2Bus.slave[5] 18310260SAndrew.Bardsley@arm.com 18410260SAndrew.Bardsley@arm.com[system.cpu.dtb] 18510260SAndrew.Bardsley@arm.comtype=ArmTLB 18610260SAndrew.Bardsley@arm.comchildren=walker 18710260SAndrew.Bardsley@arm.comeventq_index=0 18810260SAndrew.Bardsley@arm.comis_stage2=false 18910260SAndrew.Bardsley@arm.comsize=64 19010260SAndrew.Bardsley@arm.comwalker=system.cpu.dtb.walker 19110260SAndrew.Bardsley@arm.com 19210260SAndrew.Bardsley@arm.com[system.cpu.dtb.walker] 19310260SAndrew.Bardsley@arm.comtype=ArmTableWalker 19410260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 19510260SAndrew.Bardsley@arm.comeventq_index=0 19610260SAndrew.Bardsley@arm.comis_stage2=false 19710260SAndrew.Bardsley@arm.comnum_squash_per_cycle=2 19810260SAndrew.Bardsley@arm.comsys=system 19910260SAndrew.Bardsley@arm.comport=system.cpu.toL2Bus.slave[3] 20010260SAndrew.Bardsley@arm.com 20110260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits] 20210260SAndrew.Bardsley@arm.comtype=MinorFUPool 20310260SAndrew.Bardsley@arm.comchildren=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 20410260SAndrew.Bardsley@arm.comeventq_index=0 20510260SAndrew.Bardsley@arm.comfuncUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 20610260SAndrew.Bardsley@arm.com 20710260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits0] 20810260SAndrew.Bardsley@arm.comtype=MinorFU 20910260SAndrew.Bardsley@arm.comchildren=opClasses timings 21010260SAndrew.Bardsley@arm.comeventq_index=0 21110260SAndrew.Bardsley@arm.comissueLat=1 21210260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses 21310260SAndrew.Bardsley@arm.comopLat=3 21410260SAndrew.Bardsley@arm.comtimings=system.cpu.executeFuncUnits.funcUnits0.timings 21510260SAndrew.Bardsley@arm.com 21610260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits0.opClasses] 21710260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 21810260SAndrew.Bardsley@arm.comchildren=opClasses 21910260SAndrew.Bardsley@arm.comeventq_index=0 22010260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses 22110260SAndrew.Bardsley@arm.com 22210260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses] 22310260SAndrew.Bardsley@arm.comtype=MinorOpClass 22410260SAndrew.Bardsley@arm.comeventq_index=0 22510260SAndrew.Bardsley@arm.comopClass=IntAlu 22610260SAndrew.Bardsley@arm.com 22710260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits0.timings] 22810260SAndrew.Bardsley@arm.comtype=MinorFUTiming 22910260SAndrew.Bardsley@arm.comchildren=opClasses 23010260SAndrew.Bardsley@arm.comdescription=Int 23110260SAndrew.Bardsley@arm.comeventq_index=0 23210260SAndrew.Bardsley@arm.comextraAssumedLat=0 23310260SAndrew.Bardsley@arm.comextraCommitLat=0 23410260SAndrew.Bardsley@arm.comextraCommitLatExpr=Null 23510260SAndrew.Bardsley@arm.commask=0 23610260SAndrew.Bardsley@arm.commatch=0 23710260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses 23810260SAndrew.Bardsley@arm.comsrcRegsRelativeLats=2 23910260SAndrew.Bardsley@arm.comsuppress=false 24010260SAndrew.Bardsley@arm.com 24110260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses] 24210260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 24310260SAndrew.Bardsley@arm.comeventq_index=0 24410260SAndrew.Bardsley@arm.comopClasses= 24510260SAndrew.Bardsley@arm.com 24610260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits1] 24710260SAndrew.Bardsley@arm.comtype=MinorFU 24810260SAndrew.Bardsley@arm.comchildren=opClasses timings 24910260SAndrew.Bardsley@arm.comeventq_index=0 25010260SAndrew.Bardsley@arm.comissueLat=1 25110260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses 25210260SAndrew.Bardsley@arm.comopLat=3 25310260SAndrew.Bardsley@arm.comtimings=system.cpu.executeFuncUnits.funcUnits1.timings 25410260SAndrew.Bardsley@arm.com 25510260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits1.opClasses] 25610260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 25710260SAndrew.Bardsley@arm.comchildren=opClasses 25810260SAndrew.Bardsley@arm.comeventq_index=0 25910260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses 26010260SAndrew.Bardsley@arm.com 26110260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses] 26210260SAndrew.Bardsley@arm.comtype=MinorOpClass 26310260SAndrew.Bardsley@arm.comeventq_index=0 26410260SAndrew.Bardsley@arm.comopClass=IntAlu 26510260SAndrew.Bardsley@arm.com 26610260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits1.timings] 26710260SAndrew.Bardsley@arm.comtype=MinorFUTiming 26810260SAndrew.Bardsley@arm.comchildren=opClasses 26910260SAndrew.Bardsley@arm.comdescription=Int 27010260SAndrew.Bardsley@arm.comeventq_index=0 27110260SAndrew.Bardsley@arm.comextraAssumedLat=0 27210260SAndrew.Bardsley@arm.comextraCommitLat=0 27310260SAndrew.Bardsley@arm.comextraCommitLatExpr=Null 27410260SAndrew.Bardsley@arm.commask=0 27510260SAndrew.Bardsley@arm.commatch=0 27610260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses 27710260SAndrew.Bardsley@arm.comsrcRegsRelativeLats=2 27810260SAndrew.Bardsley@arm.comsuppress=false 27910260SAndrew.Bardsley@arm.com 28010260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses] 28110260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 28210260SAndrew.Bardsley@arm.comeventq_index=0 28310260SAndrew.Bardsley@arm.comopClasses= 28410260SAndrew.Bardsley@arm.com 28510260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits2] 28610260SAndrew.Bardsley@arm.comtype=MinorFU 28710260SAndrew.Bardsley@arm.comchildren=opClasses timings 28810260SAndrew.Bardsley@arm.comeventq_index=0 28910260SAndrew.Bardsley@arm.comissueLat=1 29010260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses 29110260SAndrew.Bardsley@arm.comopLat=3 29210260SAndrew.Bardsley@arm.comtimings=system.cpu.executeFuncUnits.funcUnits2.timings 29310260SAndrew.Bardsley@arm.com 29410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits2.opClasses] 29510260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 29610260SAndrew.Bardsley@arm.comchildren=opClasses 29710260SAndrew.Bardsley@arm.comeventq_index=0 29810260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses 29910260SAndrew.Bardsley@arm.com 30010260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses] 30110260SAndrew.Bardsley@arm.comtype=MinorOpClass 30210260SAndrew.Bardsley@arm.comeventq_index=0 30310260SAndrew.Bardsley@arm.comopClass=IntMult 30410260SAndrew.Bardsley@arm.com 30510260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits2.timings] 30610260SAndrew.Bardsley@arm.comtype=MinorFUTiming 30710260SAndrew.Bardsley@arm.comchildren=opClasses 30810260SAndrew.Bardsley@arm.comdescription=Mul 30910260SAndrew.Bardsley@arm.comeventq_index=0 31010260SAndrew.Bardsley@arm.comextraAssumedLat=0 31110260SAndrew.Bardsley@arm.comextraCommitLat=0 31210260SAndrew.Bardsley@arm.comextraCommitLatExpr=Null 31310260SAndrew.Bardsley@arm.commask=0 31410260SAndrew.Bardsley@arm.commatch=0 31510260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses 31610260SAndrew.Bardsley@arm.comsrcRegsRelativeLats=0 31710260SAndrew.Bardsley@arm.comsuppress=false 31810260SAndrew.Bardsley@arm.com 31910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses] 32010260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 32110260SAndrew.Bardsley@arm.comeventq_index=0 32210260SAndrew.Bardsley@arm.comopClasses= 32310260SAndrew.Bardsley@arm.com 32410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits3] 32510260SAndrew.Bardsley@arm.comtype=MinorFU 32610260SAndrew.Bardsley@arm.comchildren=opClasses 32710260SAndrew.Bardsley@arm.comeventq_index=0 32810260SAndrew.Bardsley@arm.comissueLat=9 32910260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses 33010260SAndrew.Bardsley@arm.comopLat=9 33110260SAndrew.Bardsley@arm.comtimings= 33210260SAndrew.Bardsley@arm.com 33310260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits3.opClasses] 33410260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 33510260SAndrew.Bardsley@arm.comchildren=opClasses 33610260SAndrew.Bardsley@arm.comeventq_index=0 33710260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses 33810260SAndrew.Bardsley@arm.com 33910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses] 34010260SAndrew.Bardsley@arm.comtype=MinorOpClass 34110260SAndrew.Bardsley@arm.comeventq_index=0 34210260SAndrew.Bardsley@arm.comopClass=IntDiv 34310260SAndrew.Bardsley@arm.com 34410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4] 34510260SAndrew.Bardsley@arm.comtype=MinorFU 34610260SAndrew.Bardsley@arm.comchildren=opClasses timings 34710260SAndrew.Bardsley@arm.comeventq_index=0 34810260SAndrew.Bardsley@arm.comissueLat=1 34910260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses 35010260SAndrew.Bardsley@arm.comopLat=6 35110260SAndrew.Bardsley@arm.comtimings=system.cpu.executeFuncUnits.funcUnits4.timings 35210260SAndrew.Bardsley@arm.com 35310260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses] 35410260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 35510260SAndrew.Bardsley@arm.comchildren=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 35610260SAndrew.Bardsley@arm.comeventq_index=0 35710260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 35810260SAndrew.Bardsley@arm.com 35910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00] 36010260SAndrew.Bardsley@arm.comtype=MinorOpClass 36110260SAndrew.Bardsley@arm.comeventq_index=0 36210260SAndrew.Bardsley@arm.comopClass=FloatAdd 36310260SAndrew.Bardsley@arm.com 36410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01] 36510260SAndrew.Bardsley@arm.comtype=MinorOpClass 36610260SAndrew.Bardsley@arm.comeventq_index=0 36710260SAndrew.Bardsley@arm.comopClass=FloatCmp 36810260SAndrew.Bardsley@arm.com 36910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02] 37010260SAndrew.Bardsley@arm.comtype=MinorOpClass 37110260SAndrew.Bardsley@arm.comeventq_index=0 37210260SAndrew.Bardsley@arm.comopClass=FloatCvt 37310260SAndrew.Bardsley@arm.com 37410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03] 37510260SAndrew.Bardsley@arm.comtype=MinorOpClass 37610260SAndrew.Bardsley@arm.comeventq_index=0 37710260SAndrew.Bardsley@arm.comopClass=FloatMult 37810260SAndrew.Bardsley@arm.com 37910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04] 38010260SAndrew.Bardsley@arm.comtype=MinorOpClass 38110260SAndrew.Bardsley@arm.comeventq_index=0 38210260SAndrew.Bardsley@arm.comopClass=FloatDiv 38310260SAndrew.Bardsley@arm.com 38410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05] 38510260SAndrew.Bardsley@arm.comtype=MinorOpClass 38610260SAndrew.Bardsley@arm.comeventq_index=0 38710260SAndrew.Bardsley@arm.comopClass=FloatSqrt 38810260SAndrew.Bardsley@arm.com 38910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06] 39010260SAndrew.Bardsley@arm.comtype=MinorOpClass 39110260SAndrew.Bardsley@arm.comeventq_index=0 39210260SAndrew.Bardsley@arm.comopClass=SimdAdd 39310260SAndrew.Bardsley@arm.com 39410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07] 39510260SAndrew.Bardsley@arm.comtype=MinorOpClass 39610260SAndrew.Bardsley@arm.comeventq_index=0 39710260SAndrew.Bardsley@arm.comopClass=SimdAddAcc 39810260SAndrew.Bardsley@arm.com 39910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08] 40010260SAndrew.Bardsley@arm.comtype=MinorOpClass 40110260SAndrew.Bardsley@arm.comeventq_index=0 40210260SAndrew.Bardsley@arm.comopClass=SimdAlu 40310260SAndrew.Bardsley@arm.com 40410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09] 40510260SAndrew.Bardsley@arm.comtype=MinorOpClass 40610260SAndrew.Bardsley@arm.comeventq_index=0 40710260SAndrew.Bardsley@arm.comopClass=SimdCmp 40810260SAndrew.Bardsley@arm.com 40910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10] 41010260SAndrew.Bardsley@arm.comtype=MinorOpClass 41110260SAndrew.Bardsley@arm.comeventq_index=0 41210260SAndrew.Bardsley@arm.comopClass=SimdCvt 41310260SAndrew.Bardsley@arm.com 41410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11] 41510260SAndrew.Bardsley@arm.comtype=MinorOpClass 41610260SAndrew.Bardsley@arm.comeventq_index=0 41710260SAndrew.Bardsley@arm.comopClass=SimdMisc 41810260SAndrew.Bardsley@arm.com 41910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12] 42010260SAndrew.Bardsley@arm.comtype=MinorOpClass 42110260SAndrew.Bardsley@arm.comeventq_index=0 42210260SAndrew.Bardsley@arm.comopClass=SimdMult 42310260SAndrew.Bardsley@arm.com 42410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13] 42510260SAndrew.Bardsley@arm.comtype=MinorOpClass 42610260SAndrew.Bardsley@arm.comeventq_index=0 42710260SAndrew.Bardsley@arm.comopClass=SimdMultAcc 42810260SAndrew.Bardsley@arm.com 42910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14] 43010260SAndrew.Bardsley@arm.comtype=MinorOpClass 43110260SAndrew.Bardsley@arm.comeventq_index=0 43210260SAndrew.Bardsley@arm.comopClass=SimdShift 43310260SAndrew.Bardsley@arm.com 43410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15] 43510260SAndrew.Bardsley@arm.comtype=MinorOpClass 43610260SAndrew.Bardsley@arm.comeventq_index=0 43710260SAndrew.Bardsley@arm.comopClass=SimdShiftAcc 43810260SAndrew.Bardsley@arm.com 43910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16] 44010260SAndrew.Bardsley@arm.comtype=MinorOpClass 44110260SAndrew.Bardsley@arm.comeventq_index=0 44210260SAndrew.Bardsley@arm.comopClass=SimdSqrt 44310260SAndrew.Bardsley@arm.com 44410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17] 44510260SAndrew.Bardsley@arm.comtype=MinorOpClass 44610260SAndrew.Bardsley@arm.comeventq_index=0 44710260SAndrew.Bardsley@arm.comopClass=SimdFloatAdd 44810260SAndrew.Bardsley@arm.com 44910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18] 45010260SAndrew.Bardsley@arm.comtype=MinorOpClass 45110260SAndrew.Bardsley@arm.comeventq_index=0 45210260SAndrew.Bardsley@arm.comopClass=SimdFloatAlu 45310260SAndrew.Bardsley@arm.com 45410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19] 45510260SAndrew.Bardsley@arm.comtype=MinorOpClass 45610260SAndrew.Bardsley@arm.comeventq_index=0 45710260SAndrew.Bardsley@arm.comopClass=SimdFloatCmp 45810260SAndrew.Bardsley@arm.com 45910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20] 46010260SAndrew.Bardsley@arm.comtype=MinorOpClass 46110260SAndrew.Bardsley@arm.comeventq_index=0 46210260SAndrew.Bardsley@arm.comopClass=SimdFloatCvt 46310260SAndrew.Bardsley@arm.com 46410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21] 46510260SAndrew.Bardsley@arm.comtype=MinorOpClass 46610260SAndrew.Bardsley@arm.comeventq_index=0 46710260SAndrew.Bardsley@arm.comopClass=SimdFloatDiv 46810260SAndrew.Bardsley@arm.com 46910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22] 47010260SAndrew.Bardsley@arm.comtype=MinorOpClass 47110260SAndrew.Bardsley@arm.comeventq_index=0 47210260SAndrew.Bardsley@arm.comopClass=SimdFloatMisc 47310260SAndrew.Bardsley@arm.com 47410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23] 47510260SAndrew.Bardsley@arm.comtype=MinorOpClass 47610260SAndrew.Bardsley@arm.comeventq_index=0 47710260SAndrew.Bardsley@arm.comopClass=SimdFloatMult 47810260SAndrew.Bardsley@arm.com 47910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24] 48010260SAndrew.Bardsley@arm.comtype=MinorOpClass 48110260SAndrew.Bardsley@arm.comeventq_index=0 48210260SAndrew.Bardsley@arm.comopClass=SimdFloatMultAcc 48310260SAndrew.Bardsley@arm.com 48410260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25] 48510260SAndrew.Bardsley@arm.comtype=MinorOpClass 48610260SAndrew.Bardsley@arm.comeventq_index=0 48710260SAndrew.Bardsley@arm.comopClass=SimdFloatSqrt 48810260SAndrew.Bardsley@arm.com 48910260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.timings] 49010260SAndrew.Bardsley@arm.comtype=MinorFUTiming 49110260SAndrew.Bardsley@arm.comchildren=opClasses 49210260SAndrew.Bardsley@arm.comdescription=FloatSimd 49310260SAndrew.Bardsley@arm.comeventq_index=0 49410260SAndrew.Bardsley@arm.comextraAssumedLat=0 49510260SAndrew.Bardsley@arm.comextraCommitLat=0 49610260SAndrew.Bardsley@arm.comextraCommitLatExpr=Null 49710260SAndrew.Bardsley@arm.commask=0 49810260SAndrew.Bardsley@arm.commatch=0 49910260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses 50010260SAndrew.Bardsley@arm.comsrcRegsRelativeLats=2 50110260SAndrew.Bardsley@arm.comsuppress=false 50210260SAndrew.Bardsley@arm.com 50310260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses] 50410260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 50510260SAndrew.Bardsley@arm.comeventq_index=0 50610260SAndrew.Bardsley@arm.comopClasses= 50710260SAndrew.Bardsley@arm.com 50810260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5] 50910260SAndrew.Bardsley@arm.comtype=MinorFU 51010260SAndrew.Bardsley@arm.comchildren=opClasses timings 51110260SAndrew.Bardsley@arm.comeventq_index=0 51210260SAndrew.Bardsley@arm.comissueLat=1 51310260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses 51410260SAndrew.Bardsley@arm.comopLat=1 51510260SAndrew.Bardsley@arm.comtimings=system.cpu.executeFuncUnits.funcUnits5.timings 51610260SAndrew.Bardsley@arm.com 51710260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5.opClasses] 51810260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 51910260SAndrew.Bardsley@arm.comchildren=opClasses0 opClasses1 52010260SAndrew.Bardsley@arm.comeventq_index=0 52110260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1 52210260SAndrew.Bardsley@arm.com 52310260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0] 52410260SAndrew.Bardsley@arm.comtype=MinorOpClass 52510260SAndrew.Bardsley@arm.comeventq_index=0 52610260SAndrew.Bardsley@arm.comopClass=MemRead 52710260SAndrew.Bardsley@arm.com 52810260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1] 52910260SAndrew.Bardsley@arm.comtype=MinorOpClass 53010260SAndrew.Bardsley@arm.comeventq_index=0 53110260SAndrew.Bardsley@arm.comopClass=MemWrite 53210260SAndrew.Bardsley@arm.com 53310260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5.timings] 53410260SAndrew.Bardsley@arm.comtype=MinorFUTiming 53510260SAndrew.Bardsley@arm.comchildren=opClasses 53610260SAndrew.Bardsley@arm.comdescription=Mem 53710260SAndrew.Bardsley@arm.comeventq_index=0 53810260SAndrew.Bardsley@arm.comextraAssumedLat=2 53910260SAndrew.Bardsley@arm.comextraCommitLat=0 54010260SAndrew.Bardsley@arm.comextraCommitLatExpr=Null 54110260SAndrew.Bardsley@arm.commask=0 54210260SAndrew.Bardsley@arm.commatch=0 54310260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses 54410260SAndrew.Bardsley@arm.comsrcRegsRelativeLats=1 54510260SAndrew.Bardsley@arm.comsuppress=false 54610260SAndrew.Bardsley@arm.com 54710260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses] 54810260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 54910260SAndrew.Bardsley@arm.comeventq_index=0 55010260SAndrew.Bardsley@arm.comopClasses= 55110260SAndrew.Bardsley@arm.com 55210260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits6] 55310260SAndrew.Bardsley@arm.comtype=MinorFU 55410260SAndrew.Bardsley@arm.comchildren=opClasses 55510260SAndrew.Bardsley@arm.comeventq_index=0 55610260SAndrew.Bardsley@arm.comissueLat=1 55710260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses 55810260SAndrew.Bardsley@arm.comopLat=1 55910260SAndrew.Bardsley@arm.comtimings= 56010260SAndrew.Bardsley@arm.com 56110260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits6.opClasses] 56210260SAndrew.Bardsley@arm.comtype=MinorOpClassSet 56310260SAndrew.Bardsley@arm.comchildren=opClasses0 opClasses1 56410260SAndrew.Bardsley@arm.comeventq_index=0 56510260SAndrew.Bardsley@arm.comopClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 56610260SAndrew.Bardsley@arm.com 56710260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0] 56810260SAndrew.Bardsley@arm.comtype=MinorOpClass 56910260SAndrew.Bardsley@arm.comeventq_index=0 57010260SAndrew.Bardsley@arm.comopClass=IprAccess 57110260SAndrew.Bardsley@arm.com 57210260SAndrew.Bardsley@arm.com[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1] 57310260SAndrew.Bardsley@arm.comtype=MinorOpClass 57410260SAndrew.Bardsley@arm.comeventq_index=0 57510260SAndrew.Bardsley@arm.comopClass=InstPrefetch 57610260SAndrew.Bardsley@arm.com 57710260SAndrew.Bardsley@arm.com[system.cpu.icache] 57810260SAndrew.Bardsley@arm.comtype=BaseCache 57910260SAndrew.Bardsley@arm.comchildren=tags 58010260SAndrew.Bardsley@arm.comaddr_ranges=0:18446744073709551615 58110260SAndrew.Bardsley@arm.comassoc=2 58210260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 58310260SAndrew.Bardsley@arm.comeventq_index=0 58410260SAndrew.Bardsley@arm.comforward_snoops=true 58510260SAndrew.Bardsley@arm.comhit_latency=2 58610260SAndrew.Bardsley@arm.comis_top_level=true 58710260SAndrew.Bardsley@arm.commax_miss_count=0 58810260SAndrew.Bardsley@arm.commshrs=4 58910260SAndrew.Bardsley@arm.comprefetch_on_access=false 59010260SAndrew.Bardsley@arm.comprefetcher=Null 59110260SAndrew.Bardsley@arm.comresponse_latency=2 59210260SAndrew.Bardsley@arm.comsequential_access=false 59310260SAndrew.Bardsley@arm.comsize=131072 59410260SAndrew.Bardsley@arm.comsystem=system 59510260SAndrew.Bardsley@arm.comtags=system.cpu.icache.tags 59610260SAndrew.Bardsley@arm.comtgts_per_mshr=20 59710260SAndrew.Bardsley@arm.comtwo_queue=false 59810260SAndrew.Bardsley@arm.comwrite_buffers=8 59910260SAndrew.Bardsley@arm.comcpu_side=system.cpu.icache_port 60010260SAndrew.Bardsley@arm.commem_side=system.cpu.toL2Bus.slave[0] 60110260SAndrew.Bardsley@arm.com 60210260SAndrew.Bardsley@arm.com[system.cpu.icache.tags] 60310260SAndrew.Bardsley@arm.comtype=LRU 60410260SAndrew.Bardsley@arm.comassoc=2 60510260SAndrew.Bardsley@arm.comblock_size=64 60610260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 60710260SAndrew.Bardsley@arm.comeventq_index=0 60810260SAndrew.Bardsley@arm.comhit_latency=2 60910260SAndrew.Bardsley@arm.comsequential_access=false 61010260SAndrew.Bardsley@arm.comsize=131072 61110260SAndrew.Bardsley@arm.com 61210260SAndrew.Bardsley@arm.com[system.cpu.interrupts] 61310260SAndrew.Bardsley@arm.comtype=ArmInterrupts 61410260SAndrew.Bardsley@arm.comeventq_index=0 61510260SAndrew.Bardsley@arm.com 61610260SAndrew.Bardsley@arm.com[system.cpu.isa] 61710260SAndrew.Bardsley@arm.comtype=ArmISA 61810260SAndrew.Bardsley@arm.comeventq_index=0 61910260SAndrew.Bardsley@arm.comfpsid=1090793632 62010260SAndrew.Bardsley@arm.comid_aa64afr0_el1=0 62110260SAndrew.Bardsley@arm.comid_aa64afr1_el1=0 62210260SAndrew.Bardsley@arm.comid_aa64dfr0_el1=1052678 62310260SAndrew.Bardsley@arm.comid_aa64dfr1_el1=0 62410260SAndrew.Bardsley@arm.comid_aa64isar0_el1=0 62510260SAndrew.Bardsley@arm.comid_aa64isar1_el1=0 62610260SAndrew.Bardsley@arm.comid_aa64mmfr0_el1=15728642 62710260SAndrew.Bardsley@arm.comid_aa64mmfr1_el1=0 62810260SAndrew.Bardsley@arm.comid_aa64pfr0_el1=17 62910260SAndrew.Bardsley@arm.comid_aa64pfr1_el1=0 63010260SAndrew.Bardsley@arm.comid_isar0=34607377 63110260SAndrew.Bardsley@arm.comid_isar1=34677009 63210260SAndrew.Bardsley@arm.comid_isar2=555950401 63310260SAndrew.Bardsley@arm.comid_isar3=17899825 63410260SAndrew.Bardsley@arm.comid_isar4=268501314 63510260SAndrew.Bardsley@arm.comid_isar5=0 63610260SAndrew.Bardsley@arm.comid_mmfr0=270536963 63710260SAndrew.Bardsley@arm.comid_mmfr1=0 63810260SAndrew.Bardsley@arm.comid_mmfr2=19070976 63910260SAndrew.Bardsley@arm.comid_mmfr3=34611729 64010260SAndrew.Bardsley@arm.comid_pfr0=49 64110260SAndrew.Bardsley@arm.comid_pfr1=4113 64210260SAndrew.Bardsley@arm.commidr=1091551472 64310260SAndrew.Bardsley@arm.comsystem=system 64410260SAndrew.Bardsley@arm.com 64510260SAndrew.Bardsley@arm.com[system.cpu.istage2_mmu] 64610260SAndrew.Bardsley@arm.comtype=ArmStage2MMU 64710260SAndrew.Bardsley@arm.comchildren=stage2_tlb 64810260SAndrew.Bardsley@arm.comeventq_index=0 64910260SAndrew.Bardsley@arm.comstage2_tlb=system.cpu.istage2_mmu.stage2_tlb 65010260SAndrew.Bardsley@arm.comtlb=system.cpu.itb 65110260SAndrew.Bardsley@arm.com 65210260SAndrew.Bardsley@arm.com[system.cpu.istage2_mmu.stage2_tlb] 65310260SAndrew.Bardsley@arm.comtype=ArmTLB 65410260SAndrew.Bardsley@arm.comchildren=walker 65510260SAndrew.Bardsley@arm.comeventq_index=0 65610260SAndrew.Bardsley@arm.comis_stage2=true 65710260SAndrew.Bardsley@arm.comsize=32 65810260SAndrew.Bardsley@arm.comwalker=system.cpu.istage2_mmu.stage2_tlb.walker 65910260SAndrew.Bardsley@arm.com 66010260SAndrew.Bardsley@arm.com[system.cpu.istage2_mmu.stage2_tlb.walker] 66110260SAndrew.Bardsley@arm.comtype=ArmTableWalker 66210260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 66310260SAndrew.Bardsley@arm.comeventq_index=0 66410260SAndrew.Bardsley@arm.comis_stage2=true 66510260SAndrew.Bardsley@arm.comnum_squash_per_cycle=2 66610260SAndrew.Bardsley@arm.comsys=system 66710260SAndrew.Bardsley@arm.comport=system.cpu.toL2Bus.slave[4] 66810260SAndrew.Bardsley@arm.com 66910260SAndrew.Bardsley@arm.com[system.cpu.itb] 67010260SAndrew.Bardsley@arm.comtype=ArmTLB 67110260SAndrew.Bardsley@arm.comchildren=walker 67210260SAndrew.Bardsley@arm.comeventq_index=0 67310260SAndrew.Bardsley@arm.comis_stage2=false 67410260SAndrew.Bardsley@arm.comsize=64 67510260SAndrew.Bardsley@arm.comwalker=system.cpu.itb.walker 67610260SAndrew.Bardsley@arm.com 67710260SAndrew.Bardsley@arm.com[system.cpu.itb.walker] 67810260SAndrew.Bardsley@arm.comtype=ArmTableWalker 67910260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 68010260SAndrew.Bardsley@arm.comeventq_index=0 68110260SAndrew.Bardsley@arm.comis_stage2=false 68210260SAndrew.Bardsley@arm.comnum_squash_per_cycle=2 68310260SAndrew.Bardsley@arm.comsys=system 68410260SAndrew.Bardsley@arm.comport=system.cpu.toL2Bus.slave[2] 68510260SAndrew.Bardsley@arm.com 68610260SAndrew.Bardsley@arm.com[system.cpu.l2cache] 68710260SAndrew.Bardsley@arm.comtype=BaseCache 68810260SAndrew.Bardsley@arm.comchildren=tags 68910260SAndrew.Bardsley@arm.comaddr_ranges=0:18446744073709551615 69010260SAndrew.Bardsley@arm.comassoc=8 69110260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 69210260SAndrew.Bardsley@arm.comeventq_index=0 69310260SAndrew.Bardsley@arm.comforward_snoops=true 69410260SAndrew.Bardsley@arm.comhit_latency=20 69510260SAndrew.Bardsley@arm.comis_top_level=false 69610260SAndrew.Bardsley@arm.commax_miss_count=0 69710260SAndrew.Bardsley@arm.commshrs=20 69810260SAndrew.Bardsley@arm.comprefetch_on_access=false 69910260SAndrew.Bardsley@arm.comprefetcher=Null 70010260SAndrew.Bardsley@arm.comresponse_latency=20 70110260SAndrew.Bardsley@arm.comsequential_access=false 70210260SAndrew.Bardsley@arm.comsize=2097152 70310260SAndrew.Bardsley@arm.comsystem=system 70410260SAndrew.Bardsley@arm.comtags=system.cpu.l2cache.tags 70510260SAndrew.Bardsley@arm.comtgts_per_mshr=12 70610260SAndrew.Bardsley@arm.comtwo_queue=false 70710260SAndrew.Bardsley@arm.comwrite_buffers=8 70810260SAndrew.Bardsley@arm.comcpu_side=system.cpu.toL2Bus.master[0] 70910260SAndrew.Bardsley@arm.commem_side=system.membus.slave[1] 71010260SAndrew.Bardsley@arm.com 71110260SAndrew.Bardsley@arm.com[system.cpu.l2cache.tags] 71210260SAndrew.Bardsley@arm.comtype=LRU 71310260SAndrew.Bardsley@arm.comassoc=8 71410260SAndrew.Bardsley@arm.comblock_size=64 71510260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 71610260SAndrew.Bardsley@arm.comeventq_index=0 71710260SAndrew.Bardsley@arm.comhit_latency=20 71810260SAndrew.Bardsley@arm.comsequential_access=false 71910260SAndrew.Bardsley@arm.comsize=2097152 72010260SAndrew.Bardsley@arm.com 72110260SAndrew.Bardsley@arm.com[system.cpu.toL2Bus] 72210260SAndrew.Bardsley@arm.comtype=CoherentBus 72310260SAndrew.Bardsley@arm.comclk_domain=system.cpu_clk_domain 72410260SAndrew.Bardsley@arm.comeventq_index=0 72510260SAndrew.Bardsley@arm.comheader_cycles=1 72610260SAndrew.Bardsley@arm.comsystem=system 72710260SAndrew.Bardsley@arm.comuse_default_range=false 72810260SAndrew.Bardsley@arm.comwidth=32 72910260SAndrew.Bardsley@arm.commaster=system.cpu.l2cache.cpu_side 73010260SAndrew.Bardsley@arm.comslave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port 73110260SAndrew.Bardsley@arm.com 73210260SAndrew.Bardsley@arm.com[system.cpu.tracer] 73310260SAndrew.Bardsley@arm.comtype=ExeTracer 73410260SAndrew.Bardsley@arm.comeventq_index=0 73510260SAndrew.Bardsley@arm.com 73610260SAndrew.Bardsley@arm.com[system.cpu.workload] 73710260SAndrew.Bardsley@arm.comtype=LiveProcess 73810260SAndrew.Bardsley@arm.comcmd=twolf smred 73910260SAndrew.Bardsley@arm.comcwd=build/ARM/tests/opt/long/se/70.twolf/arm/linux/minor-timing 74010260SAndrew.Bardsley@arm.comegid=100 74110260SAndrew.Bardsley@arm.comenv= 74210260SAndrew.Bardsley@arm.comerrout=cerr 74310260SAndrew.Bardsley@arm.comeuid=100 74410260SAndrew.Bardsley@arm.comeventq_index=0 74510260SAndrew.Bardsley@arm.comexecutable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/arm/linux/twolf 74610260SAndrew.Bardsley@arm.comgid=100 74710260SAndrew.Bardsley@arm.cominput=cin 74810260SAndrew.Bardsley@arm.commax_stack_size=67108864 74910260SAndrew.Bardsley@arm.comoutput=cout 75010260SAndrew.Bardsley@arm.compid=100 75110260SAndrew.Bardsley@arm.comppid=99 75210260SAndrew.Bardsley@arm.comsimpoint=0 75310260SAndrew.Bardsley@arm.comsystem=system 75410260SAndrew.Bardsley@arm.comuid=100 75510260SAndrew.Bardsley@arm.com 75610260SAndrew.Bardsley@arm.com[system.cpu_clk_domain] 75710260SAndrew.Bardsley@arm.comtype=SrcClockDomain 75810260SAndrew.Bardsley@arm.comclock=500 75910260SAndrew.Bardsley@arm.comeventq_index=0 76010260SAndrew.Bardsley@arm.comvoltage_domain=system.voltage_domain 76110260SAndrew.Bardsley@arm.com 76210260SAndrew.Bardsley@arm.com[system.membus] 76310260SAndrew.Bardsley@arm.comtype=CoherentBus 76410260SAndrew.Bardsley@arm.comclk_domain=system.clk_domain 76510260SAndrew.Bardsley@arm.comeventq_index=0 76610260SAndrew.Bardsley@arm.comheader_cycles=1 76710260SAndrew.Bardsley@arm.comsystem=system 76810260SAndrew.Bardsley@arm.comuse_default_range=false 76910260SAndrew.Bardsley@arm.comwidth=8 77010260SAndrew.Bardsley@arm.commaster=system.physmem.port 77110260SAndrew.Bardsley@arm.comslave=system.system_port system.cpu.l2cache.mem_side 77210260SAndrew.Bardsley@arm.com 77310260SAndrew.Bardsley@arm.com[system.physmem] 77410260SAndrew.Bardsley@arm.comtype=DRAMCtrl 77510260SAndrew.Bardsley@arm.comactivation_limit=4 77610260SAndrew.Bardsley@arm.comaddr_mapping=RoRaBaChCo 77710260SAndrew.Bardsley@arm.combanks_per_rank=8 77810260SAndrew.Bardsley@arm.comburst_length=8 77910260SAndrew.Bardsley@arm.comchannels=1 78010260SAndrew.Bardsley@arm.comclk_domain=system.clk_domain 78110260SAndrew.Bardsley@arm.comconf_table_reported=true 78210260SAndrew.Bardsley@arm.comdevice_bus_width=8 78310260SAndrew.Bardsley@arm.comdevice_rowbuffer_size=1024 78410260SAndrew.Bardsley@arm.comdevices_per_rank=8 78510260SAndrew.Bardsley@arm.comeventq_index=0 78610260SAndrew.Bardsley@arm.comin_addr_map=true 78710260SAndrew.Bardsley@arm.commax_accesses_per_row=16 78810260SAndrew.Bardsley@arm.commem_sched_policy=frfcfs 78910260SAndrew.Bardsley@arm.commin_writes_per_switch=16 79010260SAndrew.Bardsley@arm.comnull=false 79110260SAndrew.Bardsley@arm.compage_policy=open_adaptive 79210260SAndrew.Bardsley@arm.comrange=0:134217727 79310260SAndrew.Bardsley@arm.comranks_per_channel=2 79410260SAndrew.Bardsley@arm.comread_buffer_size=32 79510260SAndrew.Bardsley@arm.comstatic_backend_latency=10000 79610260SAndrew.Bardsley@arm.comstatic_frontend_latency=10000 79710260SAndrew.Bardsley@arm.comtBURST=5000 79810260SAndrew.Bardsley@arm.comtCL=13750 79910260SAndrew.Bardsley@arm.comtRAS=35000 80010260SAndrew.Bardsley@arm.comtRCD=13750 80110260SAndrew.Bardsley@arm.comtREFI=7800000 80210260SAndrew.Bardsley@arm.comtRFC=300000 80310260SAndrew.Bardsley@arm.comtRP=13750 80410260SAndrew.Bardsley@arm.comtRRD=6250 80510260SAndrew.Bardsley@arm.comtWTR=7500 80610260SAndrew.Bardsley@arm.comtXAW=40000 80710260SAndrew.Bardsley@arm.comwrite_buffer_size=64 80810260SAndrew.Bardsley@arm.comwrite_high_thresh_perc=85 80910260SAndrew.Bardsley@arm.comwrite_low_thresh_perc=50 81010260SAndrew.Bardsley@arm.comport=system.membus.master[0] 81110260SAndrew.Bardsley@arm.com 81210260SAndrew.Bardsley@arm.com[system.voltage_domain] 81310260SAndrew.Bardsley@arm.comtype=VoltageDomain 81410260SAndrew.Bardsley@arm.comeventq_index=0 81510260SAndrew.Bardsley@arm.comvoltage=1.000000 81610260SAndrew.Bardsley@arm.com 817