stats.txt revision 11570
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311570SCurtis.Dunham@arm.comsim_seconds 1.128034 # Number of seconds simulated 411570SCurtis.Dunham@arm.comsim_ticks 1128033563500 # Number of ticks simulated 511570SCurtis.Dunham@arm.comfinal_tick 1128033563500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711570SCurtis.Dunham@arm.comhost_inst_rate 296898 # Simulator instruction rate (inst/s) 811570SCurtis.Dunham@arm.comhost_op_rate 319862 # Simulator op (including micro ops) rate (op/s) 911570SCurtis.Dunham@arm.comhost_tick_rate 216832014 # Simulator tick rate (ticks/s) 1011570SCurtis.Dunham@arm.comhost_mem_usage 266856 # Number of bytes of host memory used 1111570SCurtis.Dunham@arm.comhost_seconds 5202.34 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 1544563088 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 1664032481 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611570SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 1711507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 50112 # Number of bytes read from this memory 1811570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 130888128 # Number of bytes read from this memory 1911570SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 130938240 # Number of bytes read from this memory 2011507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 50112 # Number of instructions bytes read from this memory 2111507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 50112 # Number of instructions bytes read from this memory 2211570SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 67194432 # Number of bytes written to this memory 2311570SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 67194432 # Number of bytes written to this memory 2411507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 783 # Number of read requests responded to by this memory 2511570SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 2045127 # Number of read requests responded to by this memory 2611570SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 2045910 # Number of read requests responded to by this memory 2711570SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 1049913 # Number of write requests responded to by this memory 2811570SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 1049913 # Number of write requests responded to by this memory 2911570SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 44424 # Total read bandwidth from this memory (bytes/s) 3011570SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 116032122 # Total read bandwidth from this memory (bytes/s) 3111570SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 116076546 # Total read bandwidth from this memory (bytes/s) 3211570SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 44424 # Instruction read bandwidth from this memory (bytes/s) 3311570SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 44424 # Instruction read bandwidth from this memory (bytes/s) 3411570SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 59567759 # Write bandwidth from this memory (bytes/s) 3511570SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 59567759 # Write bandwidth from this memory (bytes/s) 3611570SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 59567759 # Total bandwidth to/from this memory (bytes/s) 3711570SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 44424 # Total bandwidth to/from this memory (bytes/s) 3811570SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 116032122 # Total bandwidth to/from this memory (bytes/s) 3911570SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 175644306 # Total bandwidth to/from this memory (bytes/s) 4011570SCurtis.Dunham@arm.comsystem.physmem.readReqs 2045910 # Number of read requests accepted 4111570SCurtis.Dunham@arm.comsystem.physmem.writeReqs 1049913 # Number of write requests accepted 4211570SCurtis.Dunham@arm.comsystem.physmem.readBursts 2045910 # Number of DRAM read bursts, including those serviced by the write queue 4311570SCurtis.Dunham@arm.comsystem.physmem.writeBursts 1049913 # Number of DRAM write bursts, including those merged in the write queue 4411570SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 130851840 # Total number of bytes read from DRAM 4511570SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 86400 # Total number of bytes read from write queue 4611570SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 67192960 # Total number of bytes written to DRAM 4711570SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 130938240 # Total read bytes from the system interface side 4811570SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 67194432 # Total written bytes from the system interface side 4911570SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 1350 # Number of DRAM read bursts serviced by the write queue 5011507SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5111507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 5211570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 127234 # Per bank write bursts 5311570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 124635 # Per bank write bursts 5411570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 121565 # Per bank write bursts 5511570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 123578 # Per bank write bursts 5611570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 122544 # Per bank write bursts 5711570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 122632 # Per bank write bursts 5811570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 123221 # Per bank write bursts 5911570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 123735 # Per bank write bursts 6011570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 131340 # Per bank write bursts 6111570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 133478 # Per bank write bursts 6211570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 132036 # Per bank write bursts 6311570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 133242 # Per bank write bursts 6411570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 133211 # Per bank write bursts 6511570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 133326 # Per bank write bursts 6611570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 129274 # Per bank write bursts 6711570SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 129509 # Per bank write bursts 6811570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 66120 # Per bank write bursts 6911570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 64398 # Per bank write bursts 7011570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 62563 # Per bank write bursts 7111570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 62980 # Per bank write bursts 7211570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 62981 # Per bank write bursts 7311570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 63086 # Per bank write bursts 7411570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 64437 # Per bank write bursts 7511570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 65431 # Per bank write bursts 7611570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 67296 # Per bank write bursts 7711570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 67792 # Per bank write bursts 7811570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 67535 # Per bank write bursts 7911570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 67858 # Per bank write bursts 8011570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 67312 # Per bank write bursts 8111570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 67784 # Per bank write bursts 8211570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 66474 # Per bank write bursts 8311570SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 65843 # Per bank write bursts 8411507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8511507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8611570SCurtis.Dunham@arm.comsystem.physmem.totGap 1128033469500 # Total gap between requests 8711507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 8811507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 8911507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 9011507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9111507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9311570SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 2045910 # Read request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 9711507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 9811507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 9911507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10011570SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 1049913 # Write request sizes (log2) 10111570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 1917702 # What read queue length does an incoming req see 10211570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 126844 # What read queue length does an incoming req see 10311570SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 14 # What read queue length does an incoming req see 10411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see 10511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see 10611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 10711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 10811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 10911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 11011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 11111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 11211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 11311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 11411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 11711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 11811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 14811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 32849 # What write queue length does an incoming req see 14911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 34013 # What write queue length does an incoming req see 15011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 57015 # What write queue length does an incoming req see 15111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 61217 # What write queue length does an incoming req see 15211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 61623 # What write queue length does an incoming req see 15311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 61654 # What write queue length does an incoming req see 15411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 61600 # What write queue length does an incoming req see 15511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 61647 # What write queue length does an incoming req see 15611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 61568 # What write queue length does an incoming req see 15711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 61682 # What write queue length does an incoming req see 15811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 61684 # What write queue length does an incoming req see 15911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 61622 # What write queue length does an incoming req see 16011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 62149 # What write queue length does an incoming req see 16111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 62542 # What write queue length does an incoming req see 16211570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 61998 # What write queue length does an incoming req see 16311570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 62533 # What write queue length does an incoming req see 16411570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 61281 # What write queue length does an incoming req see 16511570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 61114 # What write queue length does an incoming req see 16611570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see 16711570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 8 # What write queue length does an incoming req see 16811570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 2 # What write queue length does an incoming req see 16911570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see 17011570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see 17111570SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see 17211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see 17311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see 17411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see 17511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see 17611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see 17711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see 17811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 17911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 19711570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 1910047 # Bytes accessed per row activation 19811570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 103.685692 # Bytes accessed per row activation 19911570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 81.827100 # Bytes accessed per row activation 20011570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 125.490486 # Bytes accessed per row activation 20111570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 1485463 77.77% 77.77% # Bytes accessed per row activation 20211570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 305174 15.98% 93.75% # Bytes accessed per row activation 20311570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 52509 2.75% 96.50% # Bytes accessed per row activation 20411570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 20929 1.10% 97.59% # Bytes accessed per row activation 20511570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 13256 0.69% 98.29% # Bytes accessed per row activation 20611570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 7619 0.40% 98.69% # Bytes accessed per row activation 20711570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 5519 0.29% 98.97% # Bytes accessed per row activation 20811570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 5102 0.27% 99.24% # Bytes accessed per row activation 20911570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 14476 0.76% 100.00% # Bytes accessed per row activation 21011570SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 1910047 # Bytes accessed per row activation 21111570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 61113 # Reads before turning the bus around for writes 21211570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 33.412400 # Reads before turning the bus around for writes 21311570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 159.518866 # Reads before turning the bus around for writes 21411570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-1023 61065 99.92% 99.92% # Reads before turning the bus around for writes 21511570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::1024-2047 24 0.04% 99.96% # Reads before turning the bus around for writes 21611507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::2048-3071 10 0.02% 99.98% # Reads before turning the bus around for writes 21711570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::3072-4095 6 0.01% 99.99% # Reads before turning the bus around for writes 21811507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::4096-5119 3 0.00% 99.99% # Reads before turning the bus around for writes 21911507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::9216-10239 2 0.00% 100.00% # Reads before turning the bus around for writes 22011507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::13312-14335 1 0.00% 100.00% # Reads before turning the bus around for writes 22111507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::15360-16383 1 0.00% 100.00% # Reads before turning the bus around for writes 22211507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::22528-23551 1 0.00% 100.00% # Reads before turning the bus around for writes 22311570SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 61113 # Reads before turning the bus around for writes 22411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 61113 # Writes before turning the bus around for reads 22511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 17.179487 # Writes before turning the bus around for reads 22611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 17.144319 # Writes before turning the bus around for reads 22711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 1.100540 # Writes before turning the bus around for reads 22811570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16 26981 44.15% 44.15% # Writes before turning the bus around for reads 22911570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::17 1028 1.68% 45.83% # Writes before turning the bus around for reads 23011570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::18 28814 47.15% 92.98% # Writes before turning the bus around for reads 23111570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::19 3825 6.26% 99.24% # Writes before turning the bus around for reads 23211570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::20 400 0.65% 99.89% # Writes before turning the bus around for reads 23311570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::21 47 0.08% 99.97% # Writes before turning the bus around for reads 23411570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::22 11 0.02% 99.99% # Writes before turning the bus around for reads 23511570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::23 6 0.01% 100.00% # Writes before turning the bus around for reads 23611570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads 23711570SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 61113 # Writes before turning the bus around for reads 23811570SCurtis.Dunham@arm.comsystem.physmem.totQLat 38097515250 # Total ticks spent queuing 23911570SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 76433015250 # Total ticks spent from burst creation until serviced by the DRAM 24011570SCurtis.Dunham@arm.comsystem.physmem.totBusLat 10222800000 # Total ticks spent in databus transfers 24111570SCurtis.Dunham@arm.comsystem.physmem.avgQLat 18633.60 # Average queueing delay per DRAM burst 24211507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24311570SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 37383.60 # Average memory access latency per DRAM burst 24411570SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 116.00 # Average DRAM read bandwidth in MiByte/s 24511570SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 59.57 # Average achieved write bandwidth in MiByte/s 24611570SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 116.08 # Average system read bandwidth in MiByte/s 24711570SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 59.57 # Average system write bandwidth in MiByte/s 24811507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 24911570SCurtis.Dunham@arm.comsystem.physmem.busUtil 1.37 # Data bus utilization in percentage 25011570SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 0.91 # Data bus utilization in percentage for reads 25111507SCurtis.Dunham@arm.comsystem.physmem.busUtilWrite 0.47 # Data bus utilization in percentage for writes 25211507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing 25311570SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 24.54 # Average write queue length when enqueuing 25411570SCurtis.Dunham@arm.comsystem.physmem.readRowHits 772369 # Number of row buffer hits during reads 25511570SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 412032 # Number of row buffer hits during writes 25611570SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 37.78 # Row buffer hit rate for reads 25711570SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 39.24 # Row buffer hit rate for writes 25811570SCurtis.Dunham@arm.comsystem.physmem.avgGap 364372.73 # Average gap between requests 25911570SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 38.27 # Row buffer hit rate, read and write combined 26011570SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 7040703600 # Energy for activate commands per rank (pJ) 26111570SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 3841653750 # Energy for precharge commands per rank (pJ) 26211570SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 7715315400 # Energy for read commands per rank (pJ) 26311570SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 3317734080 # Energy for write commands per rank (pJ) 26411570SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 73677630000 # Energy for refresh commands per rank (pJ) 26511570SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 423036881190 # Energy for active background per rank (pJ) 26611570SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 305734953750 # Energy for precharge background per rank (pJ) 26711570SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 824364871770 # Total energy per rank (pJ) 26811570SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 730.798394 # Core power per rank (mW) 26911570SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 505893058250 # Time in different power states 27011570SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 37667500000 # Time in different power states 27111507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 27211570SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 584472684250 # Time in different power states 27311507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 27411570SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 7399251720 # Energy for activate commands per rank (pJ) 27511570SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 4037290125 # Energy for precharge commands per rank (pJ) 27611570SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 8232221400 # Energy for read commands per rank (pJ) 27711570SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 3485553120 # Energy for write commands per rank (pJ) 27811570SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 73677630000 # Energy for refresh commands per rank (pJ) 27911570SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 432494110575 # Energy for active background per rank (pJ) 28011570SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 297439138500 # Energy for precharge background per rank (pJ) 28111570SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 826765195440 # Total energy per rank (pJ) 28211570SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 732.926278 # Core power per rank (mW) 28311570SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 492041493250 # Time in different power states 28411570SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 37667500000 # Time in different power states 28511507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 28611570SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 598324400250 # Time in different power states 28711507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 28811570SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 28911570SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 240019627 # Number of BP lookups 29011570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 186610234 # Number of conditional branches predicted 29111570SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 14528957 # Number of conditional branches incorrect 29211570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 131647639 # Number of BTB lookups 29311570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 122324320 # Number of BTB hits 29411507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29511570SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 92.917975 # BTB Hit Percentage 29611570SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 15657430 # Number of times the RAS was used to get a target. 29711507SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 15 # Number of incorrect RAS predictions. 29811570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 534 # Number of indirect predictor lookups. 29911570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 232 # Number of indirect target hits. 30011570SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 302 # Number of indirect misses. 30111570SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 162 # Number of mispredicted indirect branches. 30211507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 30311570SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 30411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 30511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 30611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 31011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 31111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 31211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 31311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 31411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 31511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 31611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 32011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 32111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 32211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 32311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 32411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 32511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 32611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 33011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 33111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 33211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 33311570SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 33411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 33511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 33611507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 33711507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33811507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33911507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 34011507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 34111507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 34211507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 34311507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 34411507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 34511507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 34611507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 34711507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 34811507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 34911507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 35011507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 35111507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 35211507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 35311507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 35411507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 35511507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 35611507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 35711507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 35811507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 35911507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 36011507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 36111507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 36211507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 36311570SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 36411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 36511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 36611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 36711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 37011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 37111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 37211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 37311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 37411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 37511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 37611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 37711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 37811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 38011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 38111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 38211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 38311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 38411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 38511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 38611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 38711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 38811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 39011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 39111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 39211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 39311570SCurtis.Dunham@arm.comsystem.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 39411507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 39511507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 39611507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 39711507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39811507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 40011507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 40111507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 40211507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 40311507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 40411507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 40511507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 40611507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 40711507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 40811507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 40911507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 41011507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 41111507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 41211507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 41311507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 41411507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 41511507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 41611507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 41711507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 41811507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 41911507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 42011507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 42111507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 42211507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 42311507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 46 # Number of system calls 42411570SCurtis.Dunham@arm.comsystem.cpu.pwrStateResidencyTicks::ON 1128033563500 # Cumulative time (in ticks) in various power states 42511570SCurtis.Dunham@arm.comsystem.cpu.numCycles 2256067127 # number of cpu cycles simulated 42611507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 42711507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 42811507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 1544563088 # Number of instructions committed 42911507SCurtis.Dunham@arm.comsystem.cpu.committedOps 1664032481 # Number of ops (including micro ops) committed 43011570SCurtis.Dunham@arm.comsystem.cpu.discardedOps 41363716 # Number of ops (including micro ops) which were discarded before commit 43111507SCurtis.Dunham@arm.comsystem.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching 43211570SCurtis.Dunham@arm.comsystem.cpu.cpi 1.460651 # CPI: cycles per instruction 43311570SCurtis.Dunham@arm.comsystem.cpu.ipc 0.684626 # IPC: instructions per cycle 43411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 43511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntAlu 1030178776 61.91% 61.91% # Class of committed instruction 43611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntMult 700322 0.04% 61.95% # Class of committed instruction 43711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IntDiv 0 0.00% 61.95% # Class of committed instruction 43811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatAdd 0 0.00% 61.95% # Class of committed instruction 43911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCmp 0 0.00% 61.95% # Class of committed instruction 44011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatCvt 0 0.00% 61.95% # Class of committed instruction 44111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatMult 0 0.00% 61.95% # Class of committed instruction 44211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatDiv 0 0.00% 61.95% # Class of committed instruction 44311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::FloatSqrt 0 0.00% 61.95% # Class of committed instruction 44411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAdd 0 0.00% 61.95% # Class of committed instruction 44511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAddAcc 0 0.00% 61.95% # Class of committed instruction 44611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdAlu 0 0.00% 61.95% # Class of committed instruction 44711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCmp 0 0.00% 61.95% # Class of committed instruction 44811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdCvt 0 0.00% 61.95% # Class of committed instruction 44911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMisc 0 0.00% 61.95% # Class of committed instruction 45011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMult 0 0.00% 61.95% # Class of committed instruction 45111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdMultAcc 0 0.00% 61.95% # Class of committed instruction 45211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShift 0 0.00% 61.95% # Class of committed instruction 45311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdShiftAcc 0 0.00% 61.95% # Class of committed instruction 45411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdSqrt 0 0.00% 61.95% # Class of committed instruction 45511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAdd 0 0.00% 61.95% # Class of committed instruction 45611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatAlu 0 0.00% 61.95% # Class of committed instruction 45711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCmp 0 0.00% 61.95% # Class of committed instruction 45811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatCvt 0 0.00% 61.95% # Class of committed instruction 45911507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatDiv 0 0.00% 61.95% # Class of committed instruction 46011507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMisc 3 0.00% 61.95% # Class of committed instruction 46111507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMult 0 0.00% 61.95% # Class of committed instruction 46211507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 61.95% # Class of committed instruction 46311507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::SimdFloatSqrt 0 0.00% 61.95% # Class of committed instruction 46411507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemRead 458306334 27.54% 89.49% # Class of committed instruction 46511507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::MemWrite 174847046 10.51% 100.00% # Class of committed instruction 46611507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 46711507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 46811507SCurtis.Dunham@arm.comsystem.cpu.op_class_0::total 1664032481 # Class of committed instruction 46911570SCurtis.Dunham@arm.comsystem.cpu.tickCycles 1844612574 # Number of cycles that the object actually ticked 47011570SCurtis.Dunham@arm.comsystem.cpu.idleCycles 411454553 # Total number of cycles that the object has spent stopped 47111570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 47211570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 9220101 # number of replacements 47311570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 4085.702912 # Cycle average of tags in use 47411570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 624495427 # Total number of references to valid blocks. 47511570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 9224197 # Sample count of references to valid blocks. 47611570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 67.701874 # Average number of references to valid blocks. 47711570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 9818932500 # Cycle when the warmup percentage was hit. 47811570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 4085.702912 # Average occupied blocks per requestor 47911570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.997486 # Average percentage of cache occupancy 48011570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.997486 # Average percentage of cache occupancy 48111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 48211570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 241 # Occupied blocks per task id 48311570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 1240 # Occupied blocks per task id 48411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 2553 # Occupied blocks per task id 48511570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::3 62 # Occupied blocks per task id 48611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 48711570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 1277391791 # Number of tag accesses 48811570SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 1277391791 # Number of data accesses 48911570SCurtis.Dunham@arm.comsystem.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 49011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 454164210 # number of ReadReq hits 49111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 454164210 # number of ReadReq hits 49211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 170331094 # number of WriteReq hits 49311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 170331094 # number of WriteReq hits 49411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 1 # number of SoftPFReq hits 49511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 1 # number of SoftPFReq hits 49611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits 49711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits 49811507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 61 # number of StoreCondReq hits 49911507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 61 # number of StoreCondReq hits 50011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 624495304 # number of demand (read+write) hits 50111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 624495304 # number of demand (read+write) hits 50211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 624495305 # number of overall hits 50311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 624495305 # number of overall hits 50411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 7333415 # number of ReadReq misses 50511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 7333415 # number of ReadReq misses 50611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 2254953 # number of WriteReq misses 50711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 2254953 # number of WriteReq misses 50811507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 2 # number of SoftPFReq misses 50911507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 2 # number of SoftPFReq misses 51011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 9588368 # number of demand (read+write) misses 51111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 9588368 # number of demand (read+write) misses 51211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 9588370 # number of overall misses 51311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 9588370 # number of overall misses 51411570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 190988166000 # number of ReadReq miss cycles 51511570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 190988166000 # number of ReadReq miss cycles 51611570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 108977258000 # number of WriteReq miss cycles 51711570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 108977258000 # number of WriteReq miss cycles 51811570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 299965424000 # number of demand (read+write) miss cycles 51911570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 299965424000 # number of demand (read+write) miss cycles 52011570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 299965424000 # number of overall miss cycles 52111570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 299965424000 # number of overall miss cycles 52211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 461497625 # number of ReadReq accesses(hits+misses) 52311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 461497625 # number of ReadReq accesses(hits+misses) 52411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 172586047 # number of WriteReq accesses(hits+misses) 52511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 172586047 # number of WriteReq accesses(hits+misses) 52611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 3 # number of SoftPFReq accesses(hits+misses) 52711507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 3 # number of SoftPFReq accesses(hits+misses) 52811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 # number of LoadLockedReq accesses(hits+misses) 52911507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) 53011507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 61 # number of StoreCondReq accesses(hits+misses) 53111507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 61 # number of StoreCondReq accesses(hits+misses) 53211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 634083672 # number of demand (read+write) accesses 53311570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 634083672 # number of demand (read+write) accesses 53411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 634083675 # number of overall (read+write) accesses 53511570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 634083675 # number of overall (read+write) accesses 53611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.015890 # miss rate for ReadReq accesses 53711570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.015890 # miss rate for ReadReq accesses 53811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013066 # miss rate for WriteReq accesses 53911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.013066 # miss rate for WriteReq accesses 54011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.666667 # miss rate for SoftPFReq accesses 54111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.666667 # miss rate for SoftPFReq accesses 54211570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.015122 # miss rate for demand accesses 54311570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.015122 # miss rate for demand accesses 54411570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.015122 # miss rate for overall accesses 54511570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.015122 # miss rate for overall accesses 54611570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26043.550788 # average ReadReq miss latency 54711570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 26043.550788 # average ReadReq miss latency 54811570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48327.950960 # average WriteReq miss latency 54911570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 48327.950960 # average WriteReq miss latency 55011570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 31284.304482 # average overall miss latency 55111570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 31284.304482 # average overall miss latency 55211570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 31284.297957 # average overall miss latency 55311570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 31284.297957 # average overall miss latency 55411507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 55511507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 55611507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 55711507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 55811507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 55911507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 56011570SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 3684499 # number of writebacks 56111570SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 3684499 # number of writebacks 56211570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 49 # number of ReadReq MSHR hits 56311570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 49 # number of ReadReq MSHR hits 56411570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 364123 # number of WriteReq MSHR hits 56511570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 364123 # number of WriteReq MSHR hits 56611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 364172 # number of demand (read+write) MSHR hits 56711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 364172 # number of demand (read+write) MSHR hits 56811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 364172 # number of overall MSHR hits 56911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 364172 # number of overall MSHR hits 57011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 7333366 # number of ReadReq MSHR misses 57111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 7333366 # number of ReadReq MSHR misses 57211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 1890830 # number of WriteReq MSHR misses 57311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 1890830 # number of WriteReq MSHR misses 57411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1 # number of SoftPFReq MSHR misses 57511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 1 # number of SoftPFReq MSHR misses 57611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 9224196 # number of demand (read+write) MSHR misses 57711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 9224196 # number of demand (read+write) MSHR misses 57811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 9224197 # number of overall MSHR misses 57911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 9224197 # number of overall MSHR misses 58011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183652478000 # number of ReadReq MSHR miss cycles 58111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 183652478000 # number of ReadReq MSHR miss cycles 58211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 84692070000 # number of WriteReq MSHR miss cycles 58311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 84692070000 # number of WriteReq MSHR miss cycles 58411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 74000 # number of SoftPFReq MSHR miss cycles 58511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 74000 # number of SoftPFReq MSHR miss cycles 58611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 268344548000 # number of demand (read+write) MSHR miss cycles 58711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 268344548000 # number of demand (read+write) MSHR miss cycles 58811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 268344622000 # number of overall MSHR miss cycles 58911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 268344622000 # number of overall MSHR miss cycles 59011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015890 # mshr miss rate for ReadReq accesses 59111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015890 # mshr miss rate for ReadReq accesses 59211507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010956 # mshr miss rate for WriteReq accesses 59311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010956 # mshr miss rate for WriteReq accesses 59411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SoftPFReq accesses 59511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.333333 # mshr miss rate for SoftPFReq accesses 59611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014547 # mshr miss rate for demand accesses 59711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.014547 # mshr miss rate for demand accesses 59811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014547 # mshr miss rate for overall accesses 59911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.014547 # mshr miss rate for overall accesses 60011570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25043.408170 # average ReadReq mshr miss latency 60111570SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25043.408170 # average ReadReq mshr miss latency 60211570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44790.948948 # average WriteReq mshr miss latency 60311570SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44790.948948 # average WriteReq mshr miss latency 60411507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 74000 # average SoftPFReq mshr miss latency 60511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74000 # average SoftPFReq mshr miss latency 60611570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29091.375335 # average overall mshr miss latency 60711570SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 29091.375335 # average overall mshr miss latency 60811570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29091.380204 # average overall mshr miss latency 60911570SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 29091.380204 # average overall mshr miss latency 61011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 61111570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 30 # number of replacements 61211570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 660.287317 # Cycle average of tags in use 61311570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 466254411 # Total number of references to valid blocks. 61411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 819 # Sample count of references to valid blocks. 61511570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 569297.205128 # Average number of references to valid blocks. 61611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 61711570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 660.287317 # Average occupied blocks per requestor 61811570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.322406 # Average percentage of cache occupancy 61911570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.322406 # Average percentage of cache occupancy 62011570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 789 # Occupied blocks per task id 62111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id 62211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 5 # Occupied blocks per task id 62311570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 752 # Occupied blocks per task id 62411570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 0.385254 # Percentage of cache occupancy per task id 62511570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 932511279 # Number of tag accesses 62611570SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 932511279 # Number of data accesses 62711570SCurtis.Dunham@arm.comsystem.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 62811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 466254411 # number of ReadReq hits 62911570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 466254411 # number of ReadReq hits 63011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 466254411 # number of demand (read+write) hits 63111570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 466254411 # number of demand (read+write) hits 63211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 466254411 # number of overall hits 63311570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 466254411 # number of overall hits 63411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 819 # number of ReadReq misses 63511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 819 # number of ReadReq misses 63611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 819 # number of demand (read+write) misses 63711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 819 # number of demand (read+write) misses 63811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 819 # number of overall misses 63911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 819 # number of overall misses 64011570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 61690000 # number of ReadReq miss cycles 64111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 61690000 # number of ReadReq miss cycles 64211570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 61690000 # number of demand (read+write) miss cycles 64311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 61690000 # number of demand (read+write) miss cycles 64411570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 61690000 # number of overall miss cycles 64511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 61690000 # number of overall miss cycles 64611570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 466255230 # number of ReadReq accesses(hits+misses) 64711570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 466255230 # number of ReadReq accesses(hits+misses) 64811570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 466255230 # number of demand (read+write) accesses 64911570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 466255230 # number of demand (read+write) accesses 65011570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 466255230 # number of overall (read+write) accesses 65111570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 466255230 # number of overall (read+write) accesses 65211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses 65311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses 65411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses 65511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses 65611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses 65711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses 65811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75323.565324 # average ReadReq miss latency 65911570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 75323.565324 # average ReadReq miss latency 66011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 75323.565324 # average overall miss latency 66111570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 75323.565324 # average overall miss latency 66211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 75323.565324 # average overall miss latency 66311570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 75323.565324 # average overall miss latency 66411507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 66511507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 66611507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 66711507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 66811507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 66911507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 67011570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 30 # number of writebacks 67111570SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 30 # number of writebacks 67211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 819 # number of ReadReq MSHR misses 67311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 819 # number of ReadReq MSHR misses 67411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 819 # number of demand (read+write) MSHR misses 67511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 819 # number of demand (read+write) MSHR misses 67611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 819 # number of overall MSHR misses 67711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 819 # number of overall MSHR misses 67811570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 60871000 # number of ReadReq MSHR miss cycles 67911570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 60871000 # number of ReadReq MSHR miss cycles 68011570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 60871000 # number of demand (read+write) MSHR miss cycles 68111570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 60871000 # number of demand (read+write) MSHR miss cycles 68211570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 60871000 # number of overall MSHR miss cycles 68311570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 60871000 # number of overall MSHR miss cycles 68411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses 68511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses 68611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses 68711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses 68811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses 68911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses 69011570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74323.565324 # average ReadReq mshr miss latency 69111570SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74323.565324 # average ReadReq mshr miss latency 69211570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74323.565324 # average overall mshr miss latency 69311570SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 74323.565324 # average overall mshr miss latency 69411570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74323.565324 # average overall mshr miss latency 69511570SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 74323.565324 # average overall mshr miss latency 69611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 69711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 2013239 # number of replacements 69811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 31266.385554 # Cycle average of tags in use 69911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 14508014 # Total number of references to valid blocks. 70011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 2043015 # Sample count of references to valid blocks. 70111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 7.101276 # Average number of references to valid blocks. 70211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 59831992000 # Cycle when the warmup percentage was hit. 70311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 14855.828649 # Average occupied blocks per requestor 70411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 26.313947 # Average occupied blocks per requestor 70511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 16384.242958 # Average occupied blocks per requestor 70611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.453364 # Average percentage of cache occupancy 70711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.000803 # Average percentage of cache occupancy 70811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.500007 # Average percentage of cache occupancy 70911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.954174 # Average percentage of cache occupancy 71011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 29776 # Occupied blocks per task id 71111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id 71211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id 71311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 1246 # Occupied blocks per task id 71411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 12853 # Occupied blocks per task id 71511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 15553 # Occupied blocks per task id 71611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.908691 # Percentage of cache occupancy per task id 71711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 151482269 # Number of tag accesses 71811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 151482269 # Number of data accesses 71911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 72011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 3684499 # number of WritebackDirty hits 72111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 3684499 # number of WritebackDirty hits 72211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 30 # number of WritebackClean hits 72311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 30 # number of WritebackClean hits 72411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 1089818 # number of ReadExReq hits 72511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 1089818 # number of ReadExReq hits 72611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 36 # number of ReadCleanReq hits 72711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 36 # number of ReadCleanReq hits 72811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 6089246 # number of ReadSharedReq hits 72911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 6089246 # number of ReadSharedReq hits 73011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 36 # number of demand (read+write) hits 73111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 7179064 # number of demand (read+write) hits 73211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 7179100 # number of demand (read+write) hits 73311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 36 # number of overall hits 73411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 7179064 # number of overall hits 73511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 7179100 # number of overall hits 73611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 801012 # number of ReadExReq misses 73711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 801012 # number of ReadExReq misses 73811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 783 # number of ReadCleanReq misses 73911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 783 # number of ReadCleanReq misses 74011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 1244121 # number of ReadSharedReq misses 74111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 1244121 # number of ReadSharedReq misses 74211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 783 # number of demand (read+write) misses 74311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 2045133 # number of demand (read+write) misses 74411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 2045916 # number of demand (read+write) misses 74511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 783 # number of overall misses 74611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 2045133 # number of overall misses 74711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 2045916 # number of overall misses 74811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 70389294000 # number of ReadExReq miss cycles 74911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 70389294000 # number of ReadExReq miss cycles 75011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 59232000 # number of ReadCleanReq miss cycles 75111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 59232000 # number of ReadCleanReq miss cycles 75211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108712178500 # number of ReadSharedReq miss cycles 75311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 108712178500 # number of ReadSharedReq miss cycles 75411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 59232000 # number of demand (read+write) miss cycles 75511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 179101472500 # number of demand (read+write) miss cycles 75611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 179160704500 # number of demand (read+write) miss cycles 75711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 59232000 # number of overall miss cycles 75811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 179101472500 # number of overall miss cycles 75911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 179160704500 # number of overall miss cycles 76011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 3684499 # number of WritebackDirty accesses(hits+misses) 76111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 3684499 # number of WritebackDirty accesses(hits+misses) 76211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 30 # number of WritebackClean accesses(hits+misses) 76311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 30 # number of WritebackClean accesses(hits+misses) 76411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 1890830 # number of ReadExReq accesses(hits+misses) 76511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 1890830 # number of ReadExReq accesses(hits+misses) 76611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 819 # number of ReadCleanReq accesses(hits+misses) 76711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 819 # number of ReadCleanReq accesses(hits+misses) 76811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7333367 # number of ReadSharedReq accesses(hits+misses) 76911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 7333367 # number of ReadSharedReq accesses(hits+misses) 77011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 819 # number of demand (read+write) accesses 77111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 9224197 # number of demand (read+write) accesses 77211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 9225016 # number of demand (read+write) accesses 77311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 819 # number of overall (read+write) accesses 77411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 9224197 # number of overall (read+write) accesses 77511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 9225016 # number of overall (read+write) accesses 77611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.423630 # miss rate for ReadExReq accesses 77711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.423630 # miss rate for ReadExReq accesses 77811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.956044 # miss rate for ReadCleanReq accesses 77911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.956044 # miss rate for ReadCleanReq accesses 78011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.169652 # miss rate for ReadSharedReq accesses 78111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.169652 # miss rate for ReadSharedReq accesses 78211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.956044 # miss rate for demand accesses 78311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.221714 # miss rate for demand accesses 78411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.221779 # miss rate for demand accesses 78511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.956044 # miss rate for overall accesses 78611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.221714 # miss rate for overall accesses 78711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.221779 # miss rate for overall accesses 78811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87875.455049 # average ReadExReq miss latency 78911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 87875.455049 # average ReadExReq miss latency 79011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75647.509579 # average ReadCleanReq miss latency 79111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75647.509579 # average ReadCleanReq miss latency 79211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87380.711764 # average ReadSharedReq miss latency 79311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87380.711764 # average ReadSharedReq miss latency 79411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75647.509579 # average overall miss latency 79511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 87574.486598 # average overall miss latency 79611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 87569.921981 # average overall miss latency 79711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75647.509579 # average overall miss latency 79811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 87574.486598 # average overall miss latency 79911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 87569.921981 # average overall miss latency 80011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 80111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 80211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 80311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 80411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 80511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 80611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 1049913 # number of writebacks 80711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 1049913 # number of writebacks 80811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 6 # number of ReadSharedReq MSHR hits 80911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 6 # number of ReadSharedReq MSHR hits 81011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 6 # number of demand (read+write) MSHR hits 81111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 6 # number of demand (read+write) MSHR hits 81211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 6 # number of overall MSHR hits 81311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 6 # number of overall MSHR hits 81411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::writebacks 214 # number of CleanEvict MSHR misses 81511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::total 214 # number of CleanEvict MSHR misses 81611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 801012 # number of ReadExReq MSHR misses 81711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 801012 # number of ReadExReq MSHR misses 81811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 783 # number of ReadCleanReq MSHR misses 81911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 783 # number of ReadCleanReq MSHR misses 82011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1244115 # number of ReadSharedReq MSHR misses 82111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 1244115 # number of ReadSharedReq MSHR misses 82211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 783 # number of demand (read+write) MSHR misses 82311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 2045127 # number of demand (read+write) MSHR misses 82411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 2045910 # number of demand (read+write) MSHR misses 82511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 783 # number of overall MSHR misses 82611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 2045127 # number of overall MSHR misses 82711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 2045910 # number of overall MSHR misses 82811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 62379174000 # number of ReadExReq MSHR miss cycles 82911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 62379174000 # number of ReadExReq MSHR miss cycles 83011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 51402000 # number of ReadCleanReq MSHR miss cycles 83111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 51402000 # number of ReadCleanReq MSHR miss cycles 83211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 96270618000 # number of ReadSharedReq MSHR miss cycles 83311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 96270618000 # number of ReadSharedReq MSHR miss cycles 83411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 51402000 # number of demand (read+write) MSHR miss cycles 83511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158649792000 # number of demand (read+write) MSHR miss cycles 83611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 158701194000 # number of demand (read+write) MSHR miss cycles 83711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 51402000 # number of overall MSHR miss cycles 83811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158649792000 # number of overall MSHR miss cycles 83911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 158701194000 # number of overall MSHR miss cycles 84011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 84111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 84211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.423630 # mshr miss rate for ReadExReq accesses 84311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.423630 # mshr miss rate for ReadExReq accesses 84411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for ReadCleanReq accesses 84511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.956044 # mshr miss rate for ReadCleanReq accesses 84611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.169651 # mshr miss rate for ReadSharedReq accesses 84711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.169651 # mshr miss rate for ReadSharedReq accesses 84811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for demand accesses 84911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.221713 # mshr miss rate for demand accesses 85011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.221778 # mshr miss rate for demand accesses 85111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.956044 # mshr miss rate for overall accesses 85211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.221713 # mshr miss rate for overall accesses 85311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.221778 # mshr miss rate for overall accesses 85411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77875.455049 # average ReadExReq mshr miss latency 85511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77875.455049 # average ReadExReq mshr miss latency 85611570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65647.509579 # average ReadCleanReq mshr miss latency 85711570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65647.509579 # average ReadCleanReq mshr miss latency 85811570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77380.803222 # average ReadSharedReq mshr miss latency 85911570SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77380.803222 # average ReadSharedReq mshr miss latency 86011570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65647.509579 # average overall mshr miss latency 86111570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77574.542803 # average overall mshr miss latency 86211570SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 77569.978152 # average overall mshr miss latency 86311570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65647.509579 # average overall mshr miss latency 86411570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77574.542803 # average overall mshr miss latency 86511570SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 77569.978152 # average overall mshr miss latency 86611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 18445147 # Total number of requests made to the snoop filter. 86711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 9220143 # Number of requests hitting in the snoop filter with a single holder of the requested data. 86811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 1594 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 86911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 1285 # Total number of snoops made to the snoop filter. 87011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 1279 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 87111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 6 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 87211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 87311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 7334186 # Transaction distribution 87411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 4734412 # Transaction distribution 87511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 30 # Transaction distribution 87611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 6498928 # Transaction distribution 87711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 1890830 # Transaction distribution 87811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 1890830 # Transaction distribution 87911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 819 # Transaction distribution 88011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 7333367 # Transaction distribution 88111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1668 # Packet count per connected master and slave (bytes) 88211570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 27668495 # Packet count per connected master and slave (bytes) 88311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 27670163 # Packet count per connected master and slave (bytes) 88411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54336 # Cumulative packet size per connected master and slave (bytes) 88511570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 826156544 # Cumulative packet size per connected master and slave (bytes) 88611570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 826210880 # Cumulative packet size per connected master and slave (bytes) 88711570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 2013239 # Total snoops (count) 88811570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoopTraffic 67194432 # Total snoop traffic (bytes) 88911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 11238255 # Request fanout histogram 89011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.000258 # Request fanout histogram 89111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.016087 # Request fanout histogram 89211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 89311570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 11235364 99.97% 99.97% # Request fanout histogram 89411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 2885 0.03% 100.00% # Request fanout histogram 89511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 6 0.00% 100.00% # Request fanout histogram 89611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 89711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 89811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 89911570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 11238255 # Request fanout histogram 90011570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 12907102500 # Layer occupancy (ticks) 90111570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 90211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 1228500 # Layer occupancy (ticks) 90311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 90411570SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 13836298494 # Layer occupancy (ticks) 90511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) 90611570SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 1128033563500 # Cumulative time (in ticks) in various power states 90711570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 1244898 # Transaction distribution 90811570SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 1049913 # Transaction distribution 90911570SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 962255 # Transaction distribution 91011570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 801012 # Transaction distribution 91111570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 801012 # Transaction distribution 91211570SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 1244898 # Transaction distribution 91311570SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6103988 # Packet count per connected master and slave (bytes) 91411570SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 6103988 # Packet count per connected master and slave (bytes) 91511570SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 198132672 # Cumulative packet size per connected master and slave (bytes) 91611570SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 198132672 # Cumulative packet size per connected master and slave (bytes) 91711507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 91811570SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 0 # Total snoop traffic (bytes) 91911570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 4058078 # Request fanout histogram 92011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 92111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 92211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 92311570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 4058078 100.00% 100.00% # Request fanout histogram 92411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 92511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 92611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 92711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 92811570SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 4058078 # Request fanout histogram 92911570SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 8755432500 # Layer occupancy (ticks) 93011507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 0.8 # Layer utilization (%) 93111570SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 11187827500 # Layer occupancy (ticks) 93211507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 1.0 # Layer utilization (%) 93311507SCurtis.Dunham@arm.com 93411507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 935