stats.txt revision 9322:01c8c5ff2c3b
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.635788 # Number of seconds simulated 4sim_ticks 635788224000 # Number of ticks simulated 5final_tick 635788224000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 107590 # Simulator instruction rate (inst/s) 8host_op_rate 146523 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 49411882 # Simulator tick rate (ticks/s) 10host_mem_usage 254872 # Number of bytes of host memory used 11host_seconds 12867.11 # Real time elapsed on the host 12sim_insts 1384378595 # Number of instructions simulated 13sim_ops 1885333347 # Number of ops (including micro ops) simulated 14system.physmem.bytes_read::cpu.inst 160512 # Number of bytes read from this memory 15system.physmem.bytes_read::cpu.data 30246144 # Number of bytes read from this memory 16system.physmem.bytes_read::total 30406656 # Number of bytes read from this memory 17system.physmem.bytes_inst_read::cpu.inst 160512 # Number of instructions bytes read from this memory 18system.physmem.bytes_inst_read::total 160512 # Number of instructions bytes read from this memory 19system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory 20system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory 21system.physmem.num_reads::cpu.inst 2508 # Number of read requests responded to by this memory 22system.physmem.num_reads::cpu.data 472596 # Number of read requests responded to by this memory 23system.physmem.num_reads::total 475104 # Number of read requests responded to by this memory 24system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory 25system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory 26system.physmem.bw_read::cpu.inst 252461 # Total read bandwidth from this memory (bytes/s) 27system.physmem.bw_read::cpu.data 47572671 # Total read bandwidth from this memory (bytes/s) 28system.physmem.bw_read::total 47825132 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_inst_read::cpu.inst 252461 # Instruction read bandwidth from this memory (bytes/s) 30system.physmem.bw_inst_read::total 252461 # Instruction read bandwidth from this memory (bytes/s) 31system.physmem.bw_write::writebacks 6653587 # Write bandwidth from this memory (bytes/s) 32system.physmem.bw_write::total 6653587 # Write bandwidth from this memory (bytes/s) 33system.physmem.bw_total::writebacks 6653587 # Total bandwidth to/from this memory (bytes/s) 34system.physmem.bw_total::cpu.inst 252461 # Total bandwidth to/from this memory (bytes/s) 35system.physmem.bw_total::cpu.data 47572671 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::total 54478719 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.readReqs 475105 # Total number of read requests seen 38system.physmem.writeReqs 66098 # Total number of write requests seen 39system.physmem.cpureqs 545524 # Reqs generatd by CPU via cache - shady 40system.physmem.bytesRead 30406656 # Total number of bytes read from memory 41system.physmem.bytesWritten 4230272 # Total number of bytes written to memory 42system.physmem.bytesConsumedRd 30406656 # bytesRead derated as per pkt->getSize() 43system.physmem.bytesConsumedWr 4230272 # bytesWritten derated as per pkt->getSize() 44system.physmem.servicedByWrQ 162 # Number of read reqs serviced by write Q 45system.physmem.neitherReadNorWrite 4321 # Reqs where no action is needed 46system.physmem.perBankRdReqs::0 29681 # Track reads on a per bank basis 47system.physmem.perBankRdReqs::1 29709 # Track reads on a per bank basis 48system.physmem.perBankRdReqs::2 29623 # Track reads on a per bank basis 49system.physmem.perBankRdReqs::3 29546 # Track reads on a per bank basis 50system.physmem.perBankRdReqs::4 29672 # Track reads on a per bank basis 51system.physmem.perBankRdReqs::5 29640 # Track reads on a per bank basis 52system.physmem.perBankRdReqs::6 29628 # Track reads on a per bank basis 53system.physmem.perBankRdReqs::7 29737 # Track reads on a per bank basis 54system.physmem.perBankRdReqs::8 29753 # Track reads on a per bank basis 55system.physmem.perBankRdReqs::9 29773 # Track reads on a per bank basis 56system.physmem.perBankRdReqs::10 29801 # Track reads on a per bank basis 57system.physmem.perBankRdReqs::11 29855 # Track reads on a per bank basis 58system.physmem.perBankRdReqs::12 29675 # Track reads on a per bank basis 59system.physmem.perBankRdReqs::13 29602 # Track reads on a per bank basis 60system.physmem.perBankRdReqs::14 29637 # Track reads on a per bank basis 61system.physmem.perBankRdReqs::15 29611 # Track reads on a per bank basis 62system.physmem.perBankWrReqs::0 4129 # Track writes on a per bank basis 63system.physmem.perBankWrReqs::1 4141 # Track writes on a per bank basis 64system.physmem.perBankWrReqs::2 4096 # Track writes on a per bank basis 65system.physmem.perBankWrReqs::3 4102 # Track writes on a per bank basis 66system.physmem.perBankWrReqs::4 4129 # Track writes on a per bank basis 67system.physmem.perBankWrReqs::5 4105 # Track writes on a per bank basis 68system.physmem.perBankWrReqs::6 4104 # Track writes on a per bank basis 69system.physmem.perBankWrReqs::7 4141 # Track writes on a per bank basis 70system.physmem.perBankWrReqs::8 4162 # Track writes on a per bank basis 71system.physmem.perBankWrReqs::9 4162 # Track writes on a per bank basis 72system.physmem.perBankWrReqs::10 4162 # Track writes on a per bank basis 73system.physmem.perBankWrReqs::11 4159 # Track writes on a per bank basis 74system.physmem.perBankWrReqs::12 4135 # Track writes on a per bank basis 75system.physmem.perBankWrReqs::13 4135 # Track writes on a per bank basis 76system.physmem.perBankWrReqs::14 4108 # Track writes on a per bank basis 77system.physmem.perBankWrReqs::15 4128 # Track writes on a per bank basis 78system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry 79system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry 80system.physmem.totGap 635788203500 # Total gap between requests 81system.physmem.readPktSize::0 0 # Categorize read packet sizes 82system.physmem.readPktSize::1 0 # Categorize read packet sizes 83system.physmem.readPktSize::2 0 # Categorize read packet sizes 84system.physmem.readPktSize::3 0 # Categorize read packet sizes 85system.physmem.readPktSize::4 0 # Categorize read packet sizes 86system.physmem.readPktSize::5 0 # Categorize read packet sizes 87system.physmem.readPktSize::6 475105 # Categorize read packet sizes 88system.physmem.readPktSize::7 0 # Categorize read packet sizes 89system.physmem.readPktSize::8 0 # Categorize read packet sizes 90system.physmem.writePktSize::0 0 # categorize write packet sizes 91system.physmem.writePktSize::1 0 # categorize write packet sizes 92system.physmem.writePktSize::2 0 # categorize write packet sizes 93system.physmem.writePktSize::3 0 # categorize write packet sizes 94system.physmem.writePktSize::4 0 # categorize write packet sizes 95system.physmem.writePktSize::5 0 # categorize write packet sizes 96system.physmem.writePktSize::6 66098 # categorize write packet sizes 97system.physmem.writePktSize::7 0 # categorize write packet sizes 98system.physmem.writePktSize::8 0 # categorize write packet sizes 99system.physmem.neitherpktsize::0 0 # categorize neither packet sizes 100system.physmem.neitherpktsize::1 0 # categorize neither packet sizes 101system.physmem.neitherpktsize::2 0 # categorize neither packet sizes 102system.physmem.neitherpktsize::3 0 # categorize neither packet sizes 103system.physmem.neitherpktsize::4 0 # categorize neither packet sizes 104system.physmem.neitherpktsize::5 0 # categorize neither packet sizes 105system.physmem.neitherpktsize::6 4321 # categorize neither packet sizes 106system.physmem.neitherpktsize::7 0 # categorize neither packet sizes 107system.physmem.neitherpktsize::8 0 # categorize neither packet sizes 108system.physmem.rdQLenPdf::0 407840 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::1 66686 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::2 312 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::3 82 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::4 17 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 127system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 128system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 129system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 130system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 131system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 132system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 133system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 134system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 135system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 136system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 137system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 138system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 139system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 140system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see 141system.physmem.wrQLenPdf::0 2874 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::1 2874 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::2 2874 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::3 2874 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::4 2874 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::5 2874 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::6 2874 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::7 2874 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::8 2874 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::9 2874 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::10 2874 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::11 2874 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::12 2874 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::13 2874 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::14 2874 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::15 2874 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::16 2874 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::17 2874 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::18 2874 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::19 2873 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::20 2873 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::21 2873 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::22 2873 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see 174system.physmem.totQLat 2296699471 # Total cycles spent in queuing delays 175system.physmem.totMemAccLat 17086173471 # Sum of mem lat for all requests 176system.physmem.totBusLat 1899772000 # Total cycles spent in databus access 177system.physmem.totBankLat 12889702000 # Total cycles spent in bank access 178system.physmem.avgQLat 4835.74 # Average queueing delay per request 179system.physmem.avgBankLat 27139.47 # Average bank access latency per request 180system.physmem.avgBusLat 4000.00 # Average bus latency per request 181system.physmem.avgMemAccLat 35975.21 # Average memory access latency 182system.physmem.avgRdBW 47.83 # Average achieved read bandwidth in MB/s 183system.physmem.avgWrBW 6.65 # Average achieved write bandwidth in MB/s 184system.physmem.avgConsumedRdBW 47.83 # Average consumed read bandwidth in MB/s 185system.physmem.avgConsumedWrBW 6.65 # Average consumed write bandwidth in MB/s 186system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s 187system.physmem.busUtil 0.34 # Data bus utilization in percentage 188system.physmem.avgRdQLen 0.03 # Average read queue length over time 189system.physmem.avgWrQLen 17.42 # Average write queue length over time 190system.physmem.readRowHits 249227 # Number of row buffer hits during reads 191system.physmem.writeRowHits 48069 # Number of row buffer hits during writes 192system.physmem.readRowHitRate 52.48 # Row buffer hit rate for reads 193system.physmem.writeRowHitRate 72.72 # Row buffer hit rate for writes 194system.physmem.avgGap 1174768.44 # Average gap between requests 195system.cpu.dtb.inst_hits 0 # ITB inst hits 196system.cpu.dtb.inst_misses 0 # ITB inst misses 197system.cpu.dtb.read_hits 0 # DTB read hits 198system.cpu.dtb.read_misses 0 # DTB read misses 199system.cpu.dtb.write_hits 0 # DTB write hits 200system.cpu.dtb.write_misses 0 # DTB write misses 201system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 202system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 203system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 204system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 205system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 206system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 207system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 208system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 209system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 210system.cpu.dtb.read_accesses 0 # DTB read accesses 211system.cpu.dtb.write_accesses 0 # DTB write accesses 212system.cpu.dtb.inst_accesses 0 # ITB inst accesses 213system.cpu.dtb.hits 0 # DTB hits 214system.cpu.dtb.misses 0 # DTB misses 215system.cpu.dtb.accesses 0 # DTB accesses 216system.cpu.itb.inst_hits 0 # ITB inst hits 217system.cpu.itb.inst_misses 0 # ITB inst misses 218system.cpu.itb.read_hits 0 # DTB read hits 219system.cpu.itb.read_misses 0 # DTB read misses 220system.cpu.itb.write_hits 0 # DTB write hits 221system.cpu.itb.write_misses 0 # DTB write misses 222system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 223system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 224system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 225system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 226system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 227system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 228system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 229system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 230system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 231system.cpu.itb.read_accesses 0 # DTB read accesses 232system.cpu.itb.write_accesses 0 # DTB write accesses 233system.cpu.itb.inst_accesses 0 # ITB inst accesses 234system.cpu.itb.hits 0 # DTB hits 235system.cpu.itb.misses 0 # DTB misses 236system.cpu.itb.accesses 0 # DTB accesses 237system.cpu.workload.num_syscalls 1411 # Number of system calls 238system.cpu.numCycles 1271576449 # number of cpu cycles simulated 239system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 240system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 241system.cpu.BPredUnit.lookups 450228409 # Number of BP lookups 242system.cpu.BPredUnit.condPredicted 355532784 # Number of conditional branches predicted 243system.cpu.BPredUnit.condIncorrect 33221025 # Number of conditional branches incorrect 244system.cpu.BPredUnit.BTBLookups 286250905 # Number of BTB lookups 245system.cpu.BPredUnit.BTBHits 237054856 # Number of BTB hits 246system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 247system.cpu.BPredUnit.usedRAS 53630453 # Number of times the RAS was used to get a target. 248system.cpu.BPredUnit.RASInCorrect 2814194 # Number of incorrect RAS predictions. 249system.cpu.fetch.icacheStallCycles 368782120 # Number of cycles fetch is stalled on an Icache miss 250system.cpu.fetch.Insts 2317566621 # Number of instructions fetch has processed 251system.cpu.fetch.Branches 450228409 # Number of branches that fetch encountered 252system.cpu.fetch.predictedBranches 290685309 # Number of branches that fetch has predicted taken 253system.cpu.fetch.Cycles 618187609 # Number of cycles fetch has run and was not squashing or blocked 254system.cpu.fetch.SquashCycles 167802769 # Number of cycles fetch has spent squashing 255system.cpu.fetch.BlockedCycles 122950545 # Number of cycles fetch has spent blocked 256system.cpu.fetch.MiscStallCycles 2044 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 257system.cpu.fetch.PendingTrapStallCycles 34033 # Number of stall cycles due to pending traps 258system.cpu.fetch.IcacheWaitRetryStallCycles 120 # Number of stall cycles due to full MSHR 259system.cpu.fetch.CacheLines 346967374 # Number of cache lines fetched 260system.cpu.fetch.IcacheSquashes 10833079 # Number of outstanding Icache misses that were squashed 261system.cpu.fetch.rateDist::samples 1244485983 # Number of instructions fetched each cycle (Total) 262system.cpu.fetch.rateDist::mean 2.575716 # Number of instructions fetched each cycle (Total) 263system.cpu.fetch.rateDist::stdev 3.174798 # Number of instructions fetched each cycle (Total) 264system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 265system.cpu.fetch.rateDist::0 626344117 50.33% 50.33% # Number of instructions fetched each cycle (Total) 266system.cpu.fetch.rateDist::1 45317842 3.64% 53.97% # Number of instructions fetched each cycle (Total) 267system.cpu.fetch.rateDist::2 101227769 8.13% 62.11% # Number of instructions fetched each cycle (Total) 268system.cpu.fetch.rateDist::3 59470859 4.78% 66.88% # Number of instructions fetched each cycle (Total) 269system.cpu.fetch.rateDist::4 73017121 5.87% 72.75% # Number of instructions fetched each cycle (Total) 270system.cpu.fetch.rateDist::5 44727211 3.59% 76.35% # Number of instructions fetched each cycle (Total) 271system.cpu.fetch.rateDist::6 30024154 2.41% 78.76% # Number of instructions fetched each cycle (Total) 272system.cpu.fetch.rateDist::7 31448495 2.53% 81.28% # Number of instructions fetched each cycle (Total) 273system.cpu.fetch.rateDist::8 232908415 18.72% 100.00% # Number of instructions fetched each cycle (Total) 274system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 275system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 276system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 277system.cpu.fetch.rateDist::total 1244485983 # Number of instructions fetched each cycle (Total) 278system.cpu.fetch.branchRate 0.354071 # Number of branch fetches per cycle 279system.cpu.fetch.rate 1.822593 # Number of inst fetches per cycle 280system.cpu.decode.IdleCycles 419135073 # Number of cycles decode is idle 281system.cpu.decode.BlockedCycles 95311788 # Number of cycles decode is blocked 282system.cpu.decode.RunCycles 577111124 # Number of cycles decode is running 283system.cpu.decode.UnblockCycles 18421558 # Number of cycles decode is unblocking 284system.cpu.decode.SquashCycles 134506440 # Number of cycles decode is squashing 285system.cpu.decode.BranchResolved 50263790 # Number of times decode resolved a branch 286system.cpu.decode.BranchMispred 26327 # Number of times decode detected a branch misprediction 287system.cpu.decode.DecodedInsts 3103411757 # Number of instructions handled by decode 288system.cpu.decode.SquashedInsts 60284 # Number of squashed instructions handled by decode 289system.cpu.rename.SquashCycles 134506440 # Number of cycles rename is squashing 290system.cpu.rename.IdleCycles 455352486 # Number of cycles rename is idle 291system.cpu.rename.BlockCycles 27182944 # Number of cycles rename is blocking 292system.cpu.rename.serializeStallCycles 495803 # count of cycles rename stalled for serializing inst 293system.cpu.rename.RunCycles 558181591 # Number of cycles rename is running 294system.cpu.rename.UnblockCycles 68766719 # Number of cycles rename is unblocking 295system.cpu.rename.RenamedInsts 3020461835 # Number of instructions processed by rename 296system.cpu.rename.ROBFullEvents 80 # Number of times rename has blocked due to ROB full 297system.cpu.rename.IQFullEvents 1786182 # Number of times rename has blocked due to IQ full 298system.cpu.rename.LSQFullEvents 58542729 # Number of times rename has blocked due to LSQ full 299system.cpu.rename.FullRegisterEvents 3 # Number of times there has been no free registers 300system.cpu.rename.RenamedOperands 2987223490 # Number of destination operands rename has renamed 301system.cpu.rename.RenameLookups 14381793689 # Number of register rename lookups that rename has made 302system.cpu.rename.int_rename_lookups 13781741718 # Number of integer rename lookups 303system.cpu.rename.fp_rename_lookups 600051971 # Number of floating rename lookups 304system.cpu.rename.CommittedMaps 1993152898 # Number of HB maps that are committed 305system.cpu.rename.UndoneMaps 994070592 # Number of HB maps that are undone due to squashing 306system.cpu.rename.serializingInsts 26249 # count of serializing insts renamed 307system.cpu.rename.tempSerializingInsts 23484 # count of temporary serializing insts renamed 308system.cpu.rename.skidInsts 177920569 # count of insts added to the skid buffer 309system.cpu.memDep0.insertedLoads 971527729 # Number of loads inserted to the mem dependence unit. 310system.cpu.memDep0.insertedStores 505697139 # Number of stores inserted to the mem dependence unit. 311system.cpu.memDep0.conflictingLoads 29364054 # Number of conflicting loads. 312system.cpu.memDep0.conflictingStores 38323451 # Number of conflicting stores. 313system.cpu.iq.iqInstsAdded 2844663565 # Number of instructions added to the IQ (excludes non-spec) 314system.cpu.iq.iqNonSpecInstsAdded 34202 # Number of non-speculative instructions added to the IQ 315system.cpu.iq.iqInstsIssued 2471693501 # Number of instructions issued 316system.cpu.iq.iqSquashedInstsIssued 7154025 # Number of squashed instructions issued 317system.cpu.iq.iqSquashedInstsExamined 946732451 # Number of squashed instructions iterated over during squash; mainly for profiling 318system.cpu.iq.iqSquashedOperandsExamined 2394075214 # Number of squashed operands that are examined and possibly removed from graph 319system.cpu.iq.iqSquashedNonSpecRemoved 11217 # Number of squashed non-spec instructions that were removed 320system.cpu.iq.issued_per_cycle::samples 1244485983 # Number of insts issued each cycle 321system.cpu.iq.issued_per_cycle::mean 1.986116 # Number of insts issued each cycle 322system.cpu.iq.issued_per_cycle::stdev 1.887022 # Number of insts issued each cycle 323system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 324system.cpu.iq.issued_per_cycle::0 394145382 31.67% 31.67% # Number of insts issued each cycle 325system.cpu.iq.issued_per_cycle::1 193214413 15.53% 47.20% # Number of insts issued each cycle 326system.cpu.iq.issued_per_cycle::2 204405304 16.42% 63.62% # Number of insts issued each cycle 327system.cpu.iq.issued_per_cycle::3 171173190 13.75% 77.38% # Number of insts issued each cycle 328system.cpu.iq.issued_per_cycle::4 129740055 10.43% 87.80% # Number of insts issued each cycle 329system.cpu.iq.issued_per_cycle::5 97310600 7.82% 95.62% # Number of insts issued each cycle 330system.cpu.iq.issued_per_cycle::6 36398713 2.92% 98.55% # Number of insts issued each cycle 331system.cpu.iq.issued_per_cycle::7 12543196 1.01% 99.55% # Number of insts issued each cycle 332system.cpu.iq.issued_per_cycle::8 5555130 0.45% 100.00% # Number of insts issued each cycle 333system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 334system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 335system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 336system.cpu.iq.issued_per_cycle::total 1244485983 # Number of insts issued each cycle 337system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 338system.cpu.iq.fu_full::IntAlu 746380 0.82% 0.82% # attempts to use FU when none available 339system.cpu.iq.fu_full::IntMult 24393 0.03% 0.85% # attempts to use FU when none available 340system.cpu.iq.fu_full::IntDiv 0 0.00% 0.85% # attempts to use FU when none available 341system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.85% # attempts to use FU when none available 342system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.85% # attempts to use FU when none available 343system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.85% # attempts to use FU when none available 344system.cpu.iq.fu_full::FloatMult 0 0.00% 0.85% # attempts to use FU when none available 345system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.85% # attempts to use FU when none available 346system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.85% # attempts to use FU when none available 347system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.85% # attempts to use FU when none available 348system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.85% # attempts to use FU when none available 349system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.85% # attempts to use FU when none available 350system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.85% # attempts to use FU when none available 351system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.85% # attempts to use FU when none available 352system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.85% # attempts to use FU when none available 353system.cpu.iq.fu_full::SimdMult 0 0.00% 0.85% # attempts to use FU when none available 354system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.85% # attempts to use FU when none available 355system.cpu.iq.fu_full::SimdShift 0 0.00% 0.85% # attempts to use FU when none available 356system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.85% # attempts to use FU when none available 357system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.85% # attempts to use FU when none available 358system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.85% # attempts to use FU when none available 359system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.85% # attempts to use FU when none available 360system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.85% # attempts to use FU when none available 361system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.85% # attempts to use FU when none available 362system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.85% # attempts to use FU when none available 363system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.85% # attempts to use FU when none available 364system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.85% # attempts to use FU when none available 365system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.85% # attempts to use FU when none available 366system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.85% # attempts to use FU when none available 367system.cpu.iq.fu_full::MemRead 55867065 61.34% 62.19% # attempts to use FU when none available 368system.cpu.iq.fu_full::MemWrite 34441237 37.81% 100.00% # attempts to use FU when none available 369system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 370system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 371system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 372system.cpu.iq.FU_type_0::IntAlu 1129092447 45.68% 45.68% # Type of FU issued 373system.cpu.iq.FU_type_0::IntMult 11228574 0.45% 46.14% # Type of FU issued 374system.cpu.iq.FU_type_0::IntDiv 0 0.00% 46.14% # Type of FU issued 375system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 46.14% # Type of FU issued 376system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 46.14% # Type of FU issued 377system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 46.14% # Type of FU issued 378system.cpu.iq.FU_type_0::FloatMult 0 0.00% 46.14% # Type of FU issued 379system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 46.14% # Type of FU issued 380system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 46.14% # Type of FU issued 381system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 46.14% # Type of FU issued 382system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 46.14% # Type of FU issued 383system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 46.14% # Type of FU issued 384system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 46.14% # Type of FU issued 385system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 46.14% # Type of FU issued 386system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 46.14% # Type of FU issued 387system.cpu.iq.FU_type_0::SimdMult 0 0.00% 46.14% # Type of FU issued 388system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 46.14% # Type of FU issued 389system.cpu.iq.FU_type_0::SimdShift 0 0.00% 46.14% # Type of FU issued 390system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 46.14% # Type of FU issued 391system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 46.14% # Type of FU issued 392system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 46.19% # Type of FU issued 393system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.19% # Type of FU issued 394system.cpu.iq.FU_type_0::SimdFloatCmp 6876479 0.28% 46.47% # Type of FU issued 395system.cpu.iq.FU_type_0::SimdFloatCvt 5501982 0.22% 46.69% # Type of FU issued 396system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.69% # Type of FU issued 397system.cpu.iq.FU_type_0::SimdFloatMisc 23586280 0.95% 47.65% # Type of FU issued 398system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.65% # Type of FU issued 399system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.65% # Type of FU issued 400system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.65% # Type of FU issued 401system.cpu.iq.FU_type_0::MemRead 837187213 33.87% 81.52% # Type of FU issued 402system.cpu.iq.FU_type_0::MemWrite 456845236 18.48% 100.00% # Type of FU issued 403system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 404system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 405system.cpu.iq.FU_type_0::total 2471693501 # Type of FU issued 406system.cpu.iq.rate 1.943803 # Inst issue rate 407system.cpu.iq.fu_busy_cnt 91079075 # FU busy when requested 408system.cpu.iq.fu_busy_rate 0.036849 # FU busy rate (busy events/executed inst) 409system.cpu.iq.int_inst_queue_reads 6158633993 # Number of integer instruction queue reads 410system.cpu.iq.int_inst_queue_writes 3704145010 # Number of integer instruction queue writes 411system.cpu.iq.int_inst_queue_wakeup_accesses 2281572785 # Number of integer instruction queue wakeup accesses 412system.cpu.iq.fp_inst_queue_reads 127472092 # Number of floating instruction queue reads 413system.cpu.iq.fp_inst_queue_writes 87353789 # Number of floating instruction queue writes 414system.cpu.iq.fp_inst_queue_wakeup_accesses 58523777 # Number of floating instruction queue wakeup accesses 415system.cpu.iq.int_alu_accesses 2496546302 # Number of integer alu accesses 416system.cpu.iq.fp_alu_accesses 66226274 # Number of floating point alu accesses 417system.cpu.iew.lsq.thread0.forwLoads 80772254 # Number of loads that had data forwarded from stores 418system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 419system.cpu.iew.lsq.thread0.squashedLoads 340138947 # Number of loads squashed 420system.cpu.iew.lsq.thread0.ignoredResponses 4271 # Number of memory responses ignored because the instruction is squashed 421system.cpu.iew.lsq.thread0.memOrderViolation 411099 # Number of memory ordering violations 422system.cpu.iew.lsq.thread0.squashedStores 228700241 # Number of stores squashed 423system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 424system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 425system.cpu.iew.lsq.thread0.rescheduledLoads 3 # Number of loads that were rescheduled 426system.cpu.iew.lsq.thread0.cacheBlocked 284 # Number of times an access to memory failed due to the cache being blocked 427system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 428system.cpu.iew.iewSquashCycles 134506440 # Number of cycles IEW is squashing 429system.cpu.iew.iewBlockCycles 8643138 # Number of cycles IEW is blocking 430system.cpu.iew.iewUnblockCycles 547079 # Number of cycles IEW is unblocking 431system.cpu.iew.iewDispatchedInsts 2844711818 # Number of instructions dispatched to IQ 432system.cpu.iew.iewDispSquashedInsts 10610498 # Number of squashed instructions skipped by dispatch 433system.cpu.iew.iewDispLoadInsts 971527729 # Number of dispatched load instructions 434system.cpu.iew.iewDispStoreInsts 505697139 # Number of dispatched store instructions 435system.cpu.iew.iewDispNonSpecInsts 23185 # Number of dispatched non-speculative instructions 436system.cpu.iew.iewIQFullEvents 540297 # Number of times the IQ has become full, causing a stall 437system.cpu.iew.iewLSQFullEvents 2527 # Number of times the LSQ has become full, causing a stall 438system.cpu.iew.memOrderViolationEvents 411099 # Number of memory order violations 439system.cpu.iew.predictedTakenIncorrect 34712988 # Number of branches that were predicted taken incorrectly 440system.cpu.iew.predictedNotTakenIncorrect 1840552 # Number of branches that were predicted not taken incorrectly 441system.cpu.iew.branchMispredicts 36553540 # Number of branch mispredicts detected at execute 442system.cpu.iew.iewExecutedInsts 2395281486 # Number of executed instructions 443system.cpu.iew.iewExecLoadInsts 793221583 # Number of load instructions executed 444system.cpu.iew.iewExecSquashedInsts 76412015 # Number of squashed instructions skipped in execute 445system.cpu.iew.exec_swp 0 # number of swp insts executed 446system.cpu.iew.exec_nop 14051 # number of nop insts executed 447system.cpu.iew.exec_refs 1229345389 # number of memory reference insts executed 448system.cpu.iew.exec_branches 327128098 # Number of branches executed 449system.cpu.iew.exec_stores 436123806 # Number of stores executed 450system.cpu.iew.exec_rate 1.883710 # Inst execution rate 451system.cpu.iew.wb_sent 2368179118 # cumulative count of insts sent to commit 452system.cpu.iew.wb_count 2340096562 # cumulative count of insts written-back 453system.cpu.iew.wb_producers 1354502475 # num instructions producing a value 454system.cpu.iew.wb_consumers 2541864992 # num instructions consuming a value 455system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 456system.cpu.iew.wb_rate 1.840311 # insts written-back per cycle 457system.cpu.iew.wb_fanout 0.532877 # average fanout of values written-back 458system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 459system.cpu.commit.commitSquashedInsts 959367728 # The number of squashed insts skipped by commit 460system.cpu.commit.commitNonSpecStalls 22985 # The number of times commit has been forced to stall to communicate backwards 461system.cpu.commit.branchMispredicts 33197953 # The number of times a branch was mispredicted 462system.cpu.commit.committed_per_cycle::samples 1109979545 # Number of insts commited each cycle 463system.cpu.commit.committed_per_cycle::mean 1.698540 # Number of insts commited each cycle 464system.cpu.commit.committed_per_cycle::stdev 2.378671 # Number of insts commited each cycle 465system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 466system.cpu.commit.committed_per_cycle::0 463287159 41.74% 41.74% # Number of insts commited each cycle 467system.cpu.commit.committed_per_cycle::1 297974077 26.85% 68.58% # Number of insts commited each cycle 468system.cpu.commit.committed_per_cycle::2 91457957 8.24% 76.82% # Number of insts commited each cycle 469system.cpu.commit.committed_per_cycle::3 72253905 6.51% 83.33% # Number of insts commited each cycle 470system.cpu.commit.committed_per_cycle::4 45208298 4.07% 87.41% # Number of insts commited each cycle 471system.cpu.commit.committed_per_cycle::5 23225084 2.09% 89.50% # Number of insts commited each cycle 472system.cpu.commit.committed_per_cycle::6 15854658 1.43% 90.93% # Number of insts commited each cycle 473system.cpu.commit.committed_per_cycle::7 10141159 0.91% 91.84% # Number of insts commited each cycle 474system.cpu.commit.committed_per_cycle::8 90577248 8.16% 100.00% # Number of insts commited each cycle 475system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 476system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 477system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 478system.cpu.commit.committed_per_cycle::total 1109979545 # Number of insts commited each cycle 479system.cpu.commit.committedInsts 1384389611 # Number of instructions committed 480system.cpu.commit.committedOps 1885344363 # Number of ops (including micro ops) committed 481system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 482system.cpu.commit.refs 908385680 # Number of memory references committed 483system.cpu.commit.loads 631388782 # Number of loads committed 484system.cpu.commit.membars 9986 # Number of memory barriers committed 485system.cpu.commit.branches 299635996 # Number of branches committed 486system.cpu.commit.fp_insts 52289415 # Number of committed floating point instructions. 487system.cpu.commit.int_insts 1653705271 # Number of committed integer instructions. 488system.cpu.commit.function_calls 41577833 # Number of function calls committed. 489system.cpu.commit.bw_lim_events 90577248 # number cycles where commit BW limit reached 490system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 491system.cpu.rob.rob_reads 3864096043 # The number of ROB reads 492system.cpu.rob.rob_writes 5823945497 # The number of ROB writes 493system.cpu.timesIdled 351641 # Number of times that the entire CPU went into an idle state and unscheduled itself 494system.cpu.idleCycles 27090466 # Total number of cycles that the CPU has spent unscheduled due to idling 495system.cpu.committedInsts 1384378595 # Number of Instructions Simulated 496system.cpu.committedOps 1885333347 # Number of Ops (including micro ops) Simulated 497system.cpu.committedInsts_total 1384378595 # Number of Instructions Simulated 498system.cpu.cpi 0.918518 # CPI: Cycles Per Instruction 499system.cpu.cpi_total 0.918518 # CPI: Total CPI of All Threads 500system.cpu.ipc 1.088710 # IPC: Instructions Per Cycle 501system.cpu.ipc_total 1.088710 # IPC: Total IPC of All Threads 502system.cpu.int_regfile_reads 11907054979 # number of integer regfile reads 503system.cpu.int_regfile_writes 2251695031 # number of integer regfile writes 504system.cpu.fp_regfile_reads 70501707 # number of floating regfile reads 505system.cpu.fp_regfile_writes 50326111 # number of floating regfile writes 506system.cpu.misc_regfile_reads 3707678526 # number of misc regfile reads 507system.cpu.misc_regfile_writes 13776104 # number of misc regfile writes 508system.cpu.icache.replacements 23916 # number of replacements 509system.cpu.icache.tagsinuse 1661.487549 # Cycle average of tags in use 510system.cpu.icache.total_refs 346930644 # Total number of references to valid blocks. 511system.cpu.icache.sampled_refs 25614 # Sample count of references to valid blocks. 512system.cpu.icache.avg_refs 13544.571094 # Average number of references to valid blocks. 513system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 514system.cpu.icache.occ_blocks::cpu.inst 1661.487549 # Average occupied blocks per requestor 515system.cpu.icache.occ_percent::cpu.inst 0.811273 # Average percentage of cache occupancy 516system.cpu.icache.occ_percent::total 0.811273 # Average percentage of cache occupancy 517system.cpu.icache.ReadReq_hits::cpu.inst 346934721 # number of ReadReq hits 518system.cpu.icache.ReadReq_hits::total 346934721 # number of ReadReq hits 519system.cpu.icache.demand_hits::cpu.inst 346934721 # number of demand (read+write) hits 520system.cpu.icache.demand_hits::total 346934721 # number of demand (read+write) hits 521system.cpu.icache.overall_hits::cpu.inst 346934721 # number of overall hits 522system.cpu.icache.overall_hits::total 346934721 # number of overall hits 523system.cpu.icache.ReadReq_misses::cpu.inst 32652 # number of ReadReq misses 524system.cpu.icache.ReadReq_misses::total 32652 # number of ReadReq misses 525system.cpu.icache.demand_misses::cpu.inst 32652 # number of demand (read+write) misses 526system.cpu.icache.demand_misses::total 32652 # number of demand (read+write) misses 527system.cpu.icache.overall_misses::cpu.inst 32652 # number of overall misses 528system.cpu.icache.overall_misses::total 32652 # number of overall misses 529system.cpu.icache.ReadReq_miss_latency::cpu.inst 492196499 # number of ReadReq miss cycles 530system.cpu.icache.ReadReq_miss_latency::total 492196499 # number of ReadReq miss cycles 531system.cpu.icache.demand_miss_latency::cpu.inst 492196499 # number of demand (read+write) miss cycles 532system.cpu.icache.demand_miss_latency::total 492196499 # number of demand (read+write) miss cycles 533system.cpu.icache.overall_miss_latency::cpu.inst 492196499 # number of overall miss cycles 534system.cpu.icache.overall_miss_latency::total 492196499 # number of overall miss cycles 535system.cpu.icache.ReadReq_accesses::cpu.inst 346967373 # number of ReadReq accesses(hits+misses) 536system.cpu.icache.ReadReq_accesses::total 346967373 # number of ReadReq accesses(hits+misses) 537system.cpu.icache.demand_accesses::cpu.inst 346967373 # number of demand (read+write) accesses 538system.cpu.icache.demand_accesses::total 346967373 # number of demand (read+write) accesses 539system.cpu.icache.overall_accesses::cpu.inst 346967373 # number of overall (read+write) accesses 540system.cpu.icache.overall_accesses::total 346967373 # number of overall (read+write) accesses 541system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000094 # miss rate for ReadReq accesses 542system.cpu.icache.ReadReq_miss_rate::total 0.000094 # miss rate for ReadReq accesses 543system.cpu.icache.demand_miss_rate::cpu.inst 0.000094 # miss rate for demand accesses 544system.cpu.icache.demand_miss_rate::total 0.000094 # miss rate for demand accesses 545system.cpu.icache.overall_miss_rate::cpu.inst 0.000094 # miss rate for overall accesses 546system.cpu.icache.overall_miss_rate::total 0.000094 # miss rate for overall accesses 547system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15074.007687 # average ReadReq miss latency 548system.cpu.icache.ReadReq_avg_miss_latency::total 15074.007687 # average ReadReq miss latency 549system.cpu.icache.demand_avg_miss_latency::cpu.inst 15074.007687 # average overall miss latency 550system.cpu.icache.demand_avg_miss_latency::total 15074.007687 # average overall miss latency 551system.cpu.icache.overall_avg_miss_latency::cpu.inst 15074.007687 # average overall miss latency 552system.cpu.icache.overall_avg_miss_latency::total 15074.007687 # average overall miss latency 553system.cpu.icache.blocked_cycles::no_mshrs 1459 # number of cycles access was blocked 554system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 555system.cpu.icache.blocked::no_mshrs 35 # number of cycles access was blocked 556system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 557system.cpu.icache.avg_blocked_cycles::no_mshrs 41.685714 # average number of cycles each access was blocked 558system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 559system.cpu.icache.fast_writes 0 # number of fast writes performed 560system.cpu.icache.cache_copies 0 # number of cache copies performed 561system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2714 # number of ReadReq MSHR hits 562system.cpu.icache.ReadReq_mshr_hits::total 2714 # number of ReadReq MSHR hits 563system.cpu.icache.demand_mshr_hits::cpu.inst 2714 # number of demand (read+write) MSHR hits 564system.cpu.icache.demand_mshr_hits::total 2714 # number of demand (read+write) MSHR hits 565system.cpu.icache.overall_mshr_hits::cpu.inst 2714 # number of overall MSHR hits 566system.cpu.icache.overall_mshr_hits::total 2714 # number of overall MSHR hits 567system.cpu.icache.ReadReq_mshr_misses::cpu.inst 29938 # number of ReadReq MSHR misses 568system.cpu.icache.ReadReq_mshr_misses::total 29938 # number of ReadReq MSHR misses 569system.cpu.icache.demand_mshr_misses::cpu.inst 29938 # number of demand (read+write) MSHR misses 570system.cpu.icache.demand_mshr_misses::total 29938 # number of demand (read+write) MSHR misses 571system.cpu.icache.overall_mshr_misses::cpu.inst 29938 # number of overall MSHR misses 572system.cpu.icache.overall_mshr_misses::total 29938 # number of overall MSHR misses 573system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 396628999 # number of ReadReq MSHR miss cycles 574system.cpu.icache.ReadReq_mshr_miss_latency::total 396628999 # number of ReadReq MSHR miss cycles 575system.cpu.icache.demand_mshr_miss_latency::cpu.inst 396628999 # number of demand (read+write) MSHR miss cycles 576system.cpu.icache.demand_mshr_miss_latency::total 396628999 # number of demand (read+write) MSHR miss cycles 577system.cpu.icache.overall_mshr_miss_latency::cpu.inst 396628999 # number of overall MSHR miss cycles 578system.cpu.icache.overall_mshr_miss_latency::total 396628999 # number of overall MSHR miss cycles 579system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses 580system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses 581system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses 582system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses 583system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses 584system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses 585system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13248.346550 # average ReadReq mshr miss latency 586system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13248.346550 # average ReadReq mshr miss latency 587system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13248.346550 # average overall mshr miss latency 588system.cpu.icache.demand_avg_mshr_miss_latency::total 13248.346550 # average overall mshr miss latency 589system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13248.346550 # average overall mshr miss latency 590system.cpu.icache.overall_avg_mshr_miss_latency::total 13248.346550 # average overall mshr miss latency 591system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 592system.cpu.dcache.replacements 1533079 # number of replacements 593system.cpu.dcache.tagsinuse 4094.602102 # Cycle average of tags in use 594system.cpu.dcache.total_refs 974126836 # Total number of references to valid blocks. 595system.cpu.dcache.sampled_refs 1537175 # Sample count of references to valid blocks. 596system.cpu.dcache.avg_refs 633.712385 # Average number of references to valid blocks. 597system.cpu.dcache.warmup_cycle 342496000 # Cycle when the warmup percentage was hit. 598system.cpu.dcache.occ_blocks::cpu.data 4094.602102 # Average occupied blocks per requestor 599system.cpu.dcache.occ_percent::cpu.data 0.999659 # Average percentage of cache occupancy 600system.cpu.dcache.occ_percent::total 0.999659 # Average percentage of cache occupancy 601system.cpu.dcache.ReadReq_hits::cpu.data 697989238 # number of ReadReq hits 602system.cpu.dcache.ReadReq_hits::total 697989238 # number of ReadReq hits 603system.cpu.dcache.WriteReq_hits::cpu.data 276101323 # number of WriteReq hits 604system.cpu.dcache.WriteReq_hits::total 276101323 # number of WriteReq hits 605system.cpu.dcache.LoadLockedReq_hits::cpu.data 12267 # number of LoadLockedReq hits 606system.cpu.dcache.LoadLockedReq_hits::total 12267 # number of LoadLockedReq hits 607system.cpu.dcache.StoreCondReq_hits::cpu.data 11586 # number of StoreCondReq hits 608system.cpu.dcache.StoreCondReq_hits::total 11586 # number of StoreCondReq hits 609system.cpu.dcache.demand_hits::cpu.data 974090561 # number of demand (read+write) hits 610system.cpu.dcache.demand_hits::total 974090561 # number of demand (read+write) hits 611system.cpu.dcache.overall_hits::cpu.data 974090561 # number of overall hits 612system.cpu.dcache.overall_hits::total 974090561 # number of overall hits 613system.cpu.dcache.ReadReq_misses::cpu.data 2001936 # number of ReadReq misses 614system.cpu.dcache.ReadReq_misses::total 2001936 # number of ReadReq misses 615system.cpu.dcache.WriteReq_misses::cpu.data 834355 # number of WriteReq misses 616system.cpu.dcache.WriteReq_misses::total 834355 # number of WriteReq misses 617system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses 618system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses 619system.cpu.dcache.demand_misses::cpu.data 2836291 # number of demand (read+write) misses 620system.cpu.dcache.demand_misses::total 2836291 # number of demand (read+write) misses 621system.cpu.dcache.overall_misses::cpu.data 2836291 # number of overall misses 622system.cpu.dcache.overall_misses::total 2836291 # number of overall misses 623system.cpu.dcache.ReadReq_miss_latency::cpu.data 68815075500 # number of ReadReq miss cycles 624system.cpu.dcache.ReadReq_miss_latency::total 68815075500 # number of ReadReq miss cycles 625system.cpu.dcache.WriteReq_miss_latency::cpu.data 39938491970 # number of WriteReq miss cycles 626system.cpu.dcache.WriteReq_miss_latency::total 39938491970 # number of WriteReq miss cycles 627system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 99000 # number of LoadLockedReq miss cycles 628system.cpu.dcache.LoadLockedReq_miss_latency::total 99000 # number of LoadLockedReq miss cycles 629system.cpu.dcache.demand_miss_latency::cpu.data 108753567470 # number of demand (read+write) miss cycles 630system.cpu.dcache.demand_miss_latency::total 108753567470 # number of demand (read+write) miss cycles 631system.cpu.dcache.overall_miss_latency::cpu.data 108753567470 # number of overall miss cycles 632system.cpu.dcache.overall_miss_latency::total 108753567470 # number of overall miss cycles 633system.cpu.dcache.ReadReq_accesses::cpu.data 699991174 # number of ReadReq accesses(hits+misses) 634system.cpu.dcache.ReadReq_accesses::total 699991174 # number of ReadReq accesses(hits+misses) 635system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) 636system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) 637system.cpu.dcache.LoadLockedReq_accesses::cpu.data 12269 # number of LoadLockedReq accesses(hits+misses) 638system.cpu.dcache.LoadLockedReq_accesses::total 12269 # number of LoadLockedReq accesses(hits+misses) 639system.cpu.dcache.StoreCondReq_accesses::cpu.data 11586 # number of StoreCondReq accesses(hits+misses) 640system.cpu.dcache.StoreCondReq_accesses::total 11586 # number of StoreCondReq accesses(hits+misses) 641system.cpu.dcache.demand_accesses::cpu.data 976926852 # number of demand (read+write) accesses 642system.cpu.dcache.demand_accesses::total 976926852 # number of demand (read+write) accesses 643system.cpu.dcache.overall_accesses::cpu.data 976926852 # number of overall (read+write) accesses 644system.cpu.dcache.overall_accesses::total 976926852 # number of overall (read+write) accesses 645system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002860 # miss rate for ReadReq accesses 646system.cpu.dcache.ReadReq_miss_rate::total 0.002860 # miss rate for ReadReq accesses 647system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003013 # miss rate for WriteReq accesses 648system.cpu.dcache.WriteReq_miss_rate::total 0.003013 # miss rate for WriteReq accesses 649system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000163 # miss rate for LoadLockedReq accesses 650system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000163 # miss rate for LoadLockedReq accesses 651system.cpu.dcache.demand_miss_rate::cpu.data 0.002903 # miss rate for demand accesses 652system.cpu.dcache.demand_miss_rate::total 0.002903 # miss rate for demand accesses 653system.cpu.dcache.overall_miss_rate::cpu.data 0.002903 # miss rate for overall accesses 654system.cpu.dcache.overall_miss_rate::total 0.002903 # miss rate for overall accesses 655system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34374.263463 # average ReadReq miss latency 656system.cpu.dcache.ReadReq_avg_miss_latency::total 34374.263463 # average ReadReq miss latency 657system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47867.504803 # average WriteReq miss latency 658system.cpu.dcache.WriteReq_avg_miss_latency::total 47867.504803 # average WriteReq miss latency 659system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 49500 # average LoadLockedReq miss latency 660system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49500 # average LoadLockedReq miss latency 661system.cpu.dcache.demand_avg_miss_latency::cpu.data 38343.585856 # average overall miss latency 662system.cpu.dcache.demand_avg_miss_latency::total 38343.585856 # average overall miss latency 663system.cpu.dcache.overall_avg_miss_latency::cpu.data 38343.585856 # average overall miss latency 664system.cpu.dcache.overall_avg_miss_latency::total 38343.585856 # average overall miss latency 665system.cpu.dcache.blocked_cycles::no_mshrs 1801 # number of cycles access was blocked 666system.cpu.dcache.blocked_cycles::no_targets 752 # number of cycles access was blocked 667system.cpu.dcache.blocked::no_mshrs 60 # number of cycles access was blocked 668system.cpu.dcache.blocked::no_targets 85 # number of cycles access was blocked 669system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.016667 # average number of cycles each access was blocked 670system.cpu.dcache.avg_blocked_cycles::no_targets 8.847059 # average number of cycles each access was blocked 671system.cpu.dcache.fast_writes 0 # number of fast writes performed 672system.cpu.dcache.cache_copies 0 # number of cache copies performed 673system.cpu.dcache.writebacks::writebacks 96247 # number of writebacks 674system.cpu.dcache.writebacks::total 96247 # number of writebacks 675system.cpu.dcache.ReadReq_mshr_hits::cpu.data 537314 # number of ReadReq MSHR hits 676system.cpu.dcache.ReadReq_mshr_hits::total 537314 # number of ReadReq MSHR hits 677system.cpu.dcache.WriteReq_mshr_hits::cpu.data 757477 # number of WriteReq MSHR hits 678system.cpu.dcache.WriteReq_mshr_hits::total 757477 # number of WriteReq MSHR hits 679system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits 680system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits 681system.cpu.dcache.demand_mshr_hits::cpu.data 1294791 # number of demand (read+write) MSHR hits 682system.cpu.dcache.demand_mshr_hits::total 1294791 # number of demand (read+write) MSHR hits 683system.cpu.dcache.overall_mshr_hits::cpu.data 1294791 # number of overall MSHR hits 684system.cpu.dcache.overall_mshr_hits::total 1294791 # number of overall MSHR hits 685system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464622 # number of ReadReq MSHR misses 686system.cpu.dcache.ReadReq_mshr_misses::total 1464622 # number of ReadReq MSHR misses 687system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76878 # number of WriteReq MSHR misses 688system.cpu.dcache.WriteReq_mshr_misses::total 76878 # number of WriteReq MSHR misses 689system.cpu.dcache.demand_mshr_misses::cpu.data 1541500 # number of demand (read+write) MSHR misses 690system.cpu.dcache.demand_mshr_misses::total 1541500 # number of demand (read+write) MSHR misses 691system.cpu.dcache.overall_mshr_misses::cpu.data 1541500 # number of overall MSHR misses 692system.cpu.dcache.overall_mshr_misses::total 1541500 # number of overall MSHR misses 693system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36879858500 # number of ReadReq MSHR miss cycles 694system.cpu.dcache.ReadReq_mshr_miss_latency::total 36879858500 # number of ReadReq MSHR miss cycles 695system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3477356000 # number of WriteReq MSHR miss cycles 696system.cpu.dcache.WriteReq_mshr_miss_latency::total 3477356000 # number of WriteReq MSHR miss cycles 697system.cpu.dcache.demand_mshr_miss_latency::cpu.data 40357214500 # number of demand (read+write) MSHR miss cycles 698system.cpu.dcache.demand_mshr_miss_latency::total 40357214500 # number of demand (read+write) MSHR miss cycles 699system.cpu.dcache.overall_mshr_miss_latency::cpu.data 40357214500 # number of overall MSHR miss cycles 700system.cpu.dcache.overall_mshr_miss_latency::total 40357214500 # number of overall MSHR miss cycles 701system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002092 # mshr miss rate for ReadReq accesses 702system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002092 # mshr miss rate for ReadReq accesses 703system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000278 # mshr miss rate for WriteReq accesses 704system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000278 # mshr miss rate for WriteReq accesses 705system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001578 # mshr miss rate for demand accesses 706system.cpu.dcache.demand_mshr_miss_rate::total 0.001578 # mshr miss rate for demand accesses 707system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001578 # mshr miss rate for overall accesses 708system.cpu.dcache.overall_mshr_miss_rate::total 0.001578 # mshr miss rate for overall accesses 709system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25180.461921 # average ReadReq mshr miss latency 710system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25180.461921 # average ReadReq mshr miss latency 711system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45232.134031 # average WriteReq mshr miss latency 712system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45232.134031 # average WriteReq mshr miss latency 713system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26180.482971 # average overall mshr miss latency 714system.cpu.dcache.demand_avg_mshr_miss_latency::total 26180.482971 # average overall mshr miss latency 715system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26180.482971 # average overall mshr miss latency 716system.cpu.dcache.overall_avg_mshr_miss_latency::total 26180.482971 # average overall mshr miss latency 717system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 718system.cpu.l2cache.replacements 442324 # number of replacements 719system.cpu.l2cache.tagsinuse 32688.980204 # Cycle average of tags in use 720system.cpu.l2cache.total_refs 1110893 # Total number of references to valid blocks. 721system.cpu.l2cache.sampled_refs 475069 # Sample count of references to valid blocks. 722system.cpu.l2cache.avg_refs 2.338382 # Average number of references to valid blocks. 723system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. 724system.cpu.l2cache.occ_blocks::writebacks 1305.388172 # Average occupied blocks per requestor 725system.cpu.l2cache.occ_blocks::cpu.inst 55.371770 # Average occupied blocks per requestor 726system.cpu.l2cache.occ_blocks::cpu.data 31328.220262 # Average occupied blocks per requestor 727system.cpu.l2cache.occ_percent::writebacks 0.039837 # Average percentage of cache occupancy 728system.cpu.l2cache.occ_percent::cpu.inst 0.001690 # Average percentage of cache occupancy 729system.cpu.l2cache.occ_percent::cpu.data 0.956061 # Average percentage of cache occupancy 730system.cpu.l2cache.occ_percent::total 0.997589 # Average percentage of cache occupancy 731system.cpu.l2cache.ReadReq_hits::cpu.inst 23103 # number of ReadReq hits 732system.cpu.l2cache.ReadReq_hits::cpu.data 1058082 # number of ReadReq hits 733system.cpu.l2cache.ReadReq_hits::total 1081185 # number of ReadReq hits 734system.cpu.l2cache.Writeback_hits::writebacks 96247 # number of Writeback hits 735system.cpu.l2cache.Writeback_hits::total 96247 # number of Writeback hits 736system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits 737system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits 738system.cpu.l2cache.ReadExReq_hits::cpu.data 6476 # number of ReadExReq hits 739system.cpu.l2cache.ReadExReq_hits::total 6476 # number of ReadExReq hits 740system.cpu.l2cache.demand_hits::cpu.inst 23103 # number of demand (read+write) hits 741system.cpu.l2cache.demand_hits::cpu.data 1064558 # number of demand (read+write) hits 742system.cpu.l2cache.demand_hits::total 1087661 # number of demand (read+write) hits 743system.cpu.l2cache.overall_hits::cpu.inst 23103 # number of overall hits 744system.cpu.l2cache.overall_hits::cpu.data 1064558 # number of overall hits 745system.cpu.l2cache.overall_hits::total 1087661 # number of overall hits 746system.cpu.l2cache.ReadReq_misses::cpu.inst 2512 # number of ReadReq misses 747system.cpu.l2cache.ReadReq_misses::cpu.data 406540 # number of ReadReq misses 748system.cpu.l2cache.ReadReq_misses::total 409052 # number of ReadReq misses 749system.cpu.l2cache.UpgradeReq_misses::cpu.data 4321 # number of UpgradeReq misses 750system.cpu.l2cache.UpgradeReq_misses::total 4321 # number of UpgradeReq misses 751system.cpu.l2cache.ReadExReq_misses::cpu.data 66078 # number of ReadExReq misses 752system.cpu.l2cache.ReadExReq_misses::total 66078 # number of ReadExReq misses 753system.cpu.l2cache.demand_misses::cpu.inst 2512 # number of demand (read+write) misses 754system.cpu.l2cache.demand_misses::cpu.data 472618 # number of demand (read+write) misses 755system.cpu.l2cache.demand_misses::total 475130 # number of demand (read+write) misses 756system.cpu.l2cache.overall_misses::cpu.inst 2512 # number of overall misses 757system.cpu.l2cache.overall_misses::cpu.data 472618 # number of overall misses 758system.cpu.l2cache.overall_misses::total 475130 # number of overall misses 759system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 131130500 # number of ReadReq miss cycles 760system.cpu.l2cache.ReadReq_miss_latency::cpu.data 24833789000 # number of ReadReq miss cycles 761system.cpu.l2cache.ReadReq_miss_latency::total 24964919500 # number of ReadReq miss cycles 762system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3241668500 # number of ReadExReq miss cycles 763system.cpu.l2cache.ReadExReq_miss_latency::total 3241668500 # number of ReadExReq miss cycles 764system.cpu.l2cache.demand_miss_latency::cpu.inst 131130500 # number of demand (read+write) miss cycles 765system.cpu.l2cache.demand_miss_latency::cpu.data 28075457500 # number of demand (read+write) miss cycles 766system.cpu.l2cache.demand_miss_latency::total 28206588000 # number of demand (read+write) miss cycles 767system.cpu.l2cache.overall_miss_latency::cpu.inst 131130500 # number of overall miss cycles 768system.cpu.l2cache.overall_miss_latency::cpu.data 28075457500 # number of overall miss cycles 769system.cpu.l2cache.overall_miss_latency::total 28206588000 # number of overall miss cycles 770system.cpu.l2cache.ReadReq_accesses::cpu.inst 25615 # number of ReadReq accesses(hits+misses) 771system.cpu.l2cache.ReadReq_accesses::cpu.data 1464622 # number of ReadReq accesses(hits+misses) 772system.cpu.l2cache.ReadReq_accesses::total 1490237 # number of ReadReq accesses(hits+misses) 773system.cpu.l2cache.Writeback_accesses::writebacks 96247 # number of Writeback accesses(hits+misses) 774system.cpu.l2cache.Writeback_accesses::total 96247 # number of Writeback accesses(hits+misses) 775system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4324 # number of UpgradeReq accesses(hits+misses) 776system.cpu.l2cache.UpgradeReq_accesses::total 4324 # number of UpgradeReq accesses(hits+misses) 777system.cpu.l2cache.ReadExReq_accesses::cpu.data 72554 # number of ReadExReq accesses(hits+misses) 778system.cpu.l2cache.ReadExReq_accesses::total 72554 # number of ReadExReq accesses(hits+misses) 779system.cpu.l2cache.demand_accesses::cpu.inst 25615 # number of demand (read+write) accesses 780system.cpu.l2cache.demand_accesses::cpu.data 1537176 # number of demand (read+write) accesses 781system.cpu.l2cache.demand_accesses::total 1562791 # number of demand (read+write) accesses 782system.cpu.l2cache.overall_accesses::cpu.inst 25615 # number of overall (read+write) accesses 783system.cpu.l2cache.overall_accesses::cpu.data 1537176 # number of overall (read+write) accesses 784system.cpu.l2cache.overall_accesses::total 1562791 # number of overall (read+write) accesses 785system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.098068 # miss rate for ReadReq accesses 786system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277573 # miss rate for ReadReq accesses 787system.cpu.l2cache.ReadReq_miss_rate::total 0.274488 # miss rate for ReadReq accesses 788system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999306 # miss rate for UpgradeReq accesses 789system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999306 # miss rate for UpgradeReq accesses 790system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.910742 # miss rate for ReadExReq accesses 791system.cpu.l2cache.ReadExReq_miss_rate::total 0.910742 # miss rate for ReadExReq accesses 792system.cpu.l2cache.demand_miss_rate::cpu.inst 0.098068 # miss rate for demand accesses 793system.cpu.l2cache.demand_miss_rate::cpu.data 0.307459 # miss rate for demand accesses 794system.cpu.l2cache.demand_miss_rate::total 0.304027 # miss rate for demand accesses 795system.cpu.l2cache.overall_miss_rate::cpu.inst 0.098068 # miss rate for overall accesses 796system.cpu.l2cache.overall_miss_rate::cpu.data 0.307459 # miss rate for overall accesses 797system.cpu.l2cache.overall_miss_rate::total 0.304027 # miss rate for overall accesses 798system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52201.632166 # average ReadReq miss latency 799system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 61085.720962 # average ReadReq miss latency 800system.cpu.l2cache.ReadReq_avg_miss_latency::total 61031.163520 # average ReadReq miss latency 801system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49058.211508 # average ReadExReq miss latency 802system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49058.211508 # average ReadExReq miss latency 803system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52201.632166 # average overall miss latency 804system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59404.122357 # average overall miss latency 805system.cpu.l2cache.demand_avg_miss_latency::total 59366.042978 # average overall miss latency 806system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52201.632166 # average overall miss latency 807system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59404.122357 # average overall miss latency 808system.cpu.l2cache.overall_avg_miss_latency::total 59366.042978 # average overall miss latency 809system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 810system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 811system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 812system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 813system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 814system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 815system.cpu.l2cache.fast_writes 0 # number of fast writes performed 816system.cpu.l2cache.cache_copies 0 # number of cache copies performed 817system.cpu.l2cache.writebacks::writebacks 66098 # number of writebacks 818system.cpu.l2cache.writebacks::total 66098 # number of writebacks 819system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits 820system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 22 # number of ReadReq MSHR hits 821system.cpu.l2cache.ReadReq_mshr_hits::total 25 # number of ReadReq MSHR hits 822system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits 823system.cpu.l2cache.demand_mshr_hits::cpu.data 22 # number of demand (read+write) MSHR hits 824system.cpu.l2cache.demand_mshr_hits::total 25 # number of demand (read+write) MSHR hits 825system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits 826system.cpu.l2cache.overall_mshr_hits::cpu.data 22 # number of overall MSHR hits 827system.cpu.l2cache.overall_mshr_hits::total 25 # number of overall MSHR hits 828system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2509 # number of ReadReq MSHR misses 829system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406518 # number of ReadReq MSHR misses 830system.cpu.l2cache.ReadReq_mshr_misses::total 409027 # number of ReadReq MSHR misses 831system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4321 # number of UpgradeReq MSHR misses 832system.cpu.l2cache.UpgradeReq_mshr_misses::total 4321 # number of UpgradeReq MSHR misses 833system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66078 # number of ReadExReq MSHR misses 834system.cpu.l2cache.ReadExReq_mshr_misses::total 66078 # number of ReadExReq MSHR misses 835system.cpu.l2cache.demand_mshr_misses::cpu.inst 2509 # number of demand (read+write) MSHR misses 836system.cpu.l2cache.demand_mshr_misses::cpu.data 472596 # number of demand (read+write) MSHR misses 837system.cpu.l2cache.demand_mshr_misses::total 475105 # number of demand (read+write) MSHR misses 838system.cpu.l2cache.overall_mshr_misses::cpu.inst 2509 # number of overall MSHR misses 839system.cpu.l2cache.overall_mshr_misses::cpu.data 472596 # number of overall MSHR misses 840system.cpu.l2cache.overall_mshr_misses::total 475105 # number of overall MSHR misses 841system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 99443391 # number of ReadReq MSHR miss cycles 842system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19690336164 # number of ReadReq MSHR miss cycles 843system.cpu.l2cache.ReadReq_mshr_miss_latency::total 19789779555 # number of ReadReq MSHR miss cycles 844system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 43223820 # number of UpgradeReq MSHR miss cycles 845system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 43223820 # number of UpgradeReq MSHR miss cycles 846system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2389121519 # number of ReadExReq MSHR miss cycles 847system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2389121519 # number of ReadExReq MSHR miss cycles 848system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 99443391 # number of demand (read+write) MSHR miss cycles 849system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22079457683 # number of demand (read+write) MSHR miss cycles 850system.cpu.l2cache.demand_mshr_miss_latency::total 22178901074 # number of demand (read+write) MSHR miss cycles 851system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 99443391 # number of overall MSHR miss cycles 852system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22079457683 # number of overall MSHR miss cycles 853system.cpu.l2cache.overall_mshr_miss_latency::total 22178901074 # number of overall MSHR miss cycles 854system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for ReadReq accesses 855system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277558 # mshr miss rate for ReadReq accesses 856system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274471 # mshr miss rate for ReadReq accesses 857system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999306 # mshr miss rate for UpgradeReq accesses 858system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999306 # mshr miss rate for UpgradeReq accesses 859system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.910742 # mshr miss rate for ReadExReq accesses 860system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.910742 # mshr miss rate for ReadExReq accesses 861system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for demand accesses 862system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307444 # mshr miss rate for demand accesses 863system.cpu.l2cache.demand_mshr_miss_rate::total 0.304011 # mshr miss rate for demand accesses 864system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for overall accesses 865system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307444 # mshr miss rate for overall accesses 866system.cpu.l2cache.overall_mshr_miss_rate::total 0.304011 # mshr miss rate for overall accesses 867system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39634.671582 # average ReadReq mshr miss latency 868system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 48436.566558 # average ReadReq mshr miss latency 869system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 48382.575123 # average ReadReq mshr miss latency 870system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10003.198334 # average UpgradeReq mshr miss latency 871system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10003.198334 # average UpgradeReq mshr miss latency 872system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36156.080980 # average ReadExReq mshr miss latency 873system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36156.080980 # average ReadExReq mshr miss latency 874system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39634.671582 # average overall mshr miss latency 875system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 46719.518750 # average overall mshr miss latency 876system.cpu.l2cache.demand_avg_mshr_miss_latency::total 46682.104112 # average overall mshr miss latency 877system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39634.671582 # average overall mshr miss latency 878system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 46719.518750 # average overall mshr miss latency 879system.cpu.l2cache.overall_avg_mshr_miss_latency::total 46682.104112 # average overall mshr miss latency 880system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 881 882---------- End Simulation Statistics ---------- 883