stats.txt revision 10148:4574d5882066
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 0.202387 # Number of seconds simulated 4sim_ticks 202386636500 # Number of ticks simulated 5final_tick 202386636500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 118405 # Simulator instruction rate (inst/s) 8host_op_rate 133495 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 47430504 # Simulator tick rate (ticks/s) 10host_mem_usage 317288 # Number of bytes of host memory used 11host_seconds 4267.01 # Real time elapsed on the host 12sim_insts 505237723 # Number of instructions simulated 13sim_ops 569624283 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.inst 215296 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.data 9261568 # Number of bytes read from this memory 18system.physmem.bytes_read::total 9476864 # Number of bytes read from this memory 19system.physmem.bytes_inst_read::cpu.inst 215296 # Number of instructions bytes read from this memory 20system.physmem.bytes_inst_read::total 215296 # Number of instructions bytes read from this memory 21system.physmem.bytes_written::writebacks 6245824 # Number of bytes written to this memory 22system.physmem.bytes_written::total 6245824 # Number of bytes written to this memory 23system.physmem.num_reads::cpu.inst 3364 # Number of read requests responded to by this memory 24system.physmem.num_reads::cpu.data 144712 # Number of read requests responded to by this memory 25system.physmem.num_reads::total 148076 # Number of read requests responded to by this memory 26system.physmem.num_writes::writebacks 97591 # Number of write requests responded to by this memory 27system.physmem.num_writes::total 97591 # Number of write requests responded to by this memory 28system.physmem.bw_read::cpu.inst 1063786 # Total read bandwidth from this memory (bytes/s) 29system.physmem.bw_read::cpu.data 45761757 # Total read bandwidth from this memory (bytes/s) 30system.physmem.bw_read::total 46825542 # Total read bandwidth from this memory (bytes/s) 31system.physmem.bw_inst_read::cpu.inst 1063786 # Instruction read bandwidth from this memory (bytes/s) 32system.physmem.bw_inst_read::total 1063786 # Instruction read bandwidth from this memory (bytes/s) 33system.physmem.bw_write::writebacks 30860852 # Write bandwidth from this memory (bytes/s) 34system.physmem.bw_write::total 30860852 # Write bandwidth from this memory (bytes/s) 35system.physmem.bw_total::writebacks 30860852 # Total bandwidth to/from this memory (bytes/s) 36system.physmem.bw_total::cpu.inst 1063786 # Total bandwidth to/from this memory (bytes/s) 37system.physmem.bw_total::cpu.data 45761757 # Total bandwidth to/from this memory (bytes/s) 38system.physmem.bw_total::total 77686394 # Total bandwidth to/from this memory (bytes/s) 39system.physmem.readReqs 148077 # Number of read requests accepted 40system.physmem.writeReqs 97591 # Number of write requests accepted 41system.physmem.readBursts 148077 # Number of DRAM read bursts, including those serviced by the write queue 42system.physmem.writeBursts 97591 # Number of DRAM write bursts, including those merged in the write queue 43system.physmem.bytesReadDRAM 9467712 # Total number of bytes read from DRAM 44system.physmem.bytesReadWrQ 9216 # Total number of bytes read from write queue 45system.physmem.bytesWritten 6243712 # Total number of bytes written to DRAM 46system.physmem.bytesReadSys 9476928 # Total read bytes from the system interface side 47system.physmem.bytesWrittenSys 6245824 # Total written bytes from the system interface side 48system.physmem.servicedByWrQ 144 # Number of DRAM read bursts serviced by the write queue 49system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 50system.physmem.neitherReadNorWriteReqs 9 # Number of requests that are neither read nor write 51system.physmem.perBankRdBursts::0 9595 # Per bank write bursts 52system.physmem.perBankRdBursts::1 9241 # Per bank write bursts 53system.physmem.perBankRdBursts::2 9230 # Per bank write bursts 54system.physmem.perBankRdBursts::3 8948 # Per bank write bursts 55system.physmem.perBankRdBursts::4 9774 # Per bank write bursts 56system.physmem.perBankRdBursts::5 9652 # Per bank write bursts 57system.physmem.perBankRdBursts::6 9107 # Per bank write bursts 58system.physmem.perBankRdBursts::7 8317 # Per bank write bursts 59system.physmem.perBankRdBursts::8 8793 # Per bank write bursts 60system.physmem.perBankRdBursts::9 8911 # Per bank write bursts 61system.physmem.perBankRdBursts::10 8931 # Per bank write bursts 62system.physmem.perBankRdBursts::11 9713 # Per bank write bursts 63system.physmem.perBankRdBursts::12 9649 # Per bank write bursts 64system.physmem.perBankRdBursts::13 9746 # Per bank write bursts 65system.physmem.perBankRdBursts::14 8931 # Per bank write bursts 66system.physmem.perBankRdBursts::15 9395 # Per bank write bursts 67system.physmem.perBankWrBursts::0 6267 # Per bank write bursts 68system.physmem.perBankWrBursts::1 6152 # Per bank write bursts 69system.physmem.perBankWrBursts::2 6088 # Per bank write bursts 70system.physmem.perBankWrBursts::3 5869 # Per bank write bursts 71system.physmem.perBankWrBursts::4 6257 # Per bank write bursts 72system.physmem.perBankWrBursts::5 6287 # Per bank write bursts 73system.physmem.perBankWrBursts::6 6043 # Per bank write bursts 74system.physmem.perBankWrBursts::7 5545 # Per bank write bursts 75system.physmem.perBankWrBursts::8 5805 # Per bank write bursts 76system.physmem.perBankWrBursts::9 5895 # Per bank write bursts 77system.physmem.perBankWrBursts::10 5984 # Per bank write bursts 78system.physmem.perBankWrBursts::11 6504 # Per bank write bursts 79system.physmem.perBankWrBursts::12 6370 # Per bank write bursts 80system.physmem.perBankWrBursts::13 6330 # Per bank write bursts 81system.physmem.perBankWrBursts::14 6044 # Per bank write bursts 82system.physmem.perBankWrBursts::15 6118 # Per bank write bursts 83system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 84system.physmem.numWrRetry 0 # Number of times write queue was full causing retry 85system.physmem.totGap 202386616500 # Total gap between requests 86system.physmem.readPktSize::0 0 # Read request sizes (log2) 87system.physmem.readPktSize::1 0 # Read request sizes (log2) 88system.physmem.readPktSize::2 0 # Read request sizes (log2) 89system.physmem.readPktSize::3 0 # Read request sizes (log2) 90system.physmem.readPktSize::4 0 # Read request sizes (log2) 91system.physmem.readPktSize::5 0 # Read request sizes (log2) 92system.physmem.readPktSize::6 148077 # Read request sizes (log2) 93system.physmem.writePktSize::0 0 # Write request sizes (log2) 94system.physmem.writePktSize::1 0 # Write request sizes (log2) 95system.physmem.writePktSize::2 0 # Write request sizes (log2) 96system.physmem.writePktSize::3 0 # Write request sizes (log2) 97system.physmem.writePktSize::4 0 # Write request sizes (log2) 98system.physmem.writePktSize::5 0 # Write request sizes (log2) 99system.physmem.writePktSize::6 97591 # Write request sizes (log2) 100system.physmem.rdQLenPdf::0 138091 # What read queue length does an incoming req see 101system.physmem.rdQLenPdf::1 9280 # What read queue length does an incoming req see 102system.physmem.rdQLenPdf::2 494 # What read queue length does an incoming req see 103system.physmem.rdQLenPdf::3 59 # What read queue length does an incoming req see 104system.physmem.rdQLenPdf::4 9 # What read queue length does an incoming req see 105system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see 106system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see 107system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see 108system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see 109system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see 110system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see 111system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see 112system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see 113system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 114system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 115system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 127system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 128system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 129system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 130system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 131system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 132system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 133system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 134system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 135system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 136system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 137system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 138system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 139system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 140system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 141system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 142system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 143system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 144system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 145system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 146system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 147system.physmem.wrQLenPdf::15 1942 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::16 2167 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::17 2625 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::18 4944 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::19 5396 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::20 5464 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::21 5496 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::22 5554 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::23 5550 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::24 5554 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::25 6518 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::26 5915 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::27 5951 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::28 7213 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::29 5991 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::30 5771 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::31 5705 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::32 5565 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::33 917 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::34 289 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::35 217 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::36 195 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::37 188 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::38 173 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::39 176 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::40 168 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::41 166 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::42 165 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::43 160 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::44 152 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::45 153 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::46 152 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::47 156 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::48 153 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::49 146 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::50 142 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::51 128 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::52 125 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::53 124 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::54 6 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::55 3 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::56 1 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 196system.physmem.bytesPerActivate::samples 39628 # Bytes accessed per row activation 197system.physmem.bytesPerActivate::mean 257.573029 # Bytes accessed per row activation 198system.physmem.bytesPerActivate::gmean 159.018208 # Bytes accessed per row activation 199system.physmem.bytesPerActivate::stdev 287.256707 # Bytes accessed per row activation 200system.physmem.bytesPerActivate::0-127 15558 39.26% 39.26% # Bytes accessed per row activation 201system.physmem.bytesPerActivate::128-255 11171 28.19% 67.45% # Bytes accessed per row activation 202system.physmem.bytesPerActivate::256-383 4346 10.97% 78.42% # Bytes accessed per row activation 203system.physmem.bytesPerActivate::384-511 2186 5.52% 83.93% # Bytes accessed per row activation 204system.physmem.bytesPerActivate::512-639 1365 3.44% 87.38% # Bytes accessed per row activation 205system.physmem.bytesPerActivate::640-767 780 1.97% 89.35% # Bytes accessed per row activation 206system.physmem.bytesPerActivate::768-895 563 1.42% 90.77% # Bytes accessed per row activation 207system.physmem.bytesPerActivate::896-1023 515 1.30% 92.07% # Bytes accessed per row activation 208system.physmem.bytesPerActivate::1024-1151 3144 7.93% 100.00% # Bytes accessed per row activation 209system.physmem.bytesPerActivate::total 39628 # Bytes accessed per row activation 210system.physmem.rdPerTurnAround::samples 5484 # Reads before turning the bus around for writes 211system.physmem.rdPerTurnAround::mean 26.971554 # Reads before turning the bus around for writes 212system.physmem.rdPerTurnAround::stdev 384.653172 # Reads before turning the bus around for writes 213system.physmem.rdPerTurnAround::0-1023 5482 99.96% 99.96% # Reads before turning the bus around for writes 214system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.98% # Reads before turning the bus around for writes 215system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes 216system.physmem.rdPerTurnAround::total 5484 # Reads before turning the bus around for writes 217system.physmem.wrPerTurnAround::samples 5484 # Writes before turning the bus around for reads 218system.physmem.wrPerTurnAround::mean 17.789570 # Writes before turning the bus around for reads 219system.physmem.wrPerTurnAround::gmean 17.450739 # Writes before turning the bus around for reads 220system.physmem.wrPerTurnAround::stdev 4.762634 # Writes before turning the bus around for reads 221system.physmem.wrPerTurnAround::16-17 3346 61.01% 61.01% # Writes before turning the bus around for reads 222system.physmem.wrPerTurnAround::18-19 1810 33.01% 94.02% # Writes before turning the bus around for reads 223system.physmem.wrPerTurnAround::20-21 182 3.32% 97.34% # Writes before turning the bus around for reads 224system.physmem.wrPerTurnAround::22-23 11 0.20% 97.54% # Writes before turning the bus around for reads 225system.physmem.wrPerTurnAround::24-25 3 0.05% 97.59% # Writes before turning the bus around for reads 226system.physmem.wrPerTurnAround::26-27 4 0.07% 97.67% # Writes before turning the bus around for reads 227system.physmem.wrPerTurnAround::28-29 3 0.05% 97.72% # Writes before turning the bus around for reads 228system.physmem.wrPerTurnAround::30-31 1 0.02% 97.74% # Writes before turning the bus around for reads 229system.physmem.wrPerTurnAround::32-33 3 0.05% 97.79% # Writes before turning the bus around for reads 230system.physmem.wrPerTurnAround::34-35 1 0.02% 97.81% # Writes before turning the bus around for reads 231system.physmem.wrPerTurnAround::36-37 1 0.02% 97.83% # Writes before turning the bus around for reads 232system.physmem.wrPerTurnAround::38-39 12 0.22% 98.05% # Writes before turning the bus around for reads 233system.physmem.wrPerTurnAround::40-41 29 0.53% 98.58% # Writes before turning the bus around for reads 234system.physmem.wrPerTurnAround::42-43 19 0.35% 98.92% # Writes before turning the bus around for reads 235system.physmem.wrPerTurnAround::44-45 8 0.15% 99.07% # Writes before turning the bus around for reads 236system.physmem.wrPerTurnAround::46-47 7 0.13% 99.20% # Writes before turning the bus around for reads 237system.physmem.wrPerTurnAround::48-49 7 0.13% 99.33% # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::50-51 8 0.15% 99.47% # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::52-53 9 0.16% 99.64% # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::54-55 6 0.11% 99.74% # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::56-57 4 0.07% 99.82% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::58-59 3 0.05% 99.87% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::62-63 1 0.02% 99.89% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::64-65 2 0.04% 99.93% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::66-67 1 0.02% 99.95% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::72-73 1 0.02% 99.96% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::76-77 1 0.02% 99.98% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::90-91 1 0.02% 100.00% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::total 5484 # Writes before turning the bus around for reads 250system.physmem.totQLat 1351646500 # Total ticks spent queuing 251system.physmem.totMemAccLat 4559189000 # Total ticks spent from burst creation until serviced by the DRAM 252system.physmem.totBusLat 739665000 # Total ticks spent in databus transfers 253system.physmem.totBankLat 2467877500 # Total ticks spent accessing banks 254system.physmem.avgQLat 9136.88 # Average queueing delay per DRAM burst 255system.physmem.avgBankLat 16682.40 # Average bank access latency per DRAM burst 256system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 257system.physmem.avgMemAccLat 30819.28 # Average memory access latency per DRAM burst 258system.physmem.avgRdBW 46.78 # Average DRAM read bandwidth in MiByte/s 259system.physmem.avgWrBW 30.85 # Average achieved write bandwidth in MiByte/s 260system.physmem.avgRdBWSys 46.83 # Average system read bandwidth in MiByte/s 261system.physmem.avgWrBWSys 30.86 # Average system write bandwidth in MiByte/s 262system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 263system.physmem.busUtil 0.61 # Data bus utilization in percentage 264system.physmem.busUtilRead 0.37 # Data bus utilization in percentage for reads 265system.physmem.busUtilWrite 0.24 # Data bus utilization in percentage for writes 266system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing 267system.physmem.avgWrQLen 20.36 # Average write queue length when enqueuing 268system.physmem.readRowHits 116029 # Number of row buffer hits during reads 269system.physmem.writeRowHits 64903 # Number of row buffer hits during writes 270system.physmem.readRowHitRate 78.43 # Row buffer hit rate for reads 271system.physmem.writeRowHitRate 66.51 # Row buffer hit rate for writes 272system.physmem.avgGap 823821.65 # Average gap between requests 273system.physmem.pageHitRate 73.69 # Row buffer hit rate, read and write combined 274system.physmem.prechargeAllPercent 4.51 # Percentage of time for which DRAM has all the banks in precharge state 275system.membus.throughput 77686394 # Throughput (bytes/s) 276system.membus.trans_dist::ReadReq 46784 # Transaction distribution 277system.membus.trans_dist::ReadResp 46783 # Transaction distribution 278system.membus.trans_dist::Writeback 97591 # Transaction distribution 279system.membus.trans_dist::UpgradeReq 9 # Transaction distribution 280system.membus.trans_dist::UpgradeResp 9 # Transaction distribution 281system.membus.trans_dist::ReadExReq 101293 # Transaction distribution 282system.membus.trans_dist::ReadExResp 101293 # Transaction distribution 283system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 393762 # Packet count per connected master and slave (bytes) 284system.membus.pkt_count::total 393762 # Packet count per connected master and slave (bytes) 285system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15722688 # Cumulative packet size per connected master and slave (bytes) 286system.membus.tot_pkt_size::total 15722688 # Cumulative packet size per connected master and slave (bytes) 287system.membus.data_through_bus 15722688 # Total data (bytes) 288system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) 289system.membus.reqLayer0.occupancy 1083423500 # Layer occupancy (ticks) 290system.membus.reqLayer0.utilization 0.5 # Layer utilization (%) 291system.membus.respLayer1.occupancy 1396187241 # Layer occupancy (ticks) 292system.membus.respLayer1.utilization 0.7 # Layer utilization (%) 293system.cpu_clk_domain.clock 500 # Clock period in ticks 294system.cpu.branchPred.lookups 182802497 # Number of BP lookups 295system.cpu.branchPred.condPredicted 143128799 # Number of conditional branches predicted 296system.cpu.branchPred.condIncorrect 7265604 # Number of conditional branches incorrect 297system.cpu.branchPred.BTBLookups 92710665 # Number of BTB lookups 298system.cpu.branchPred.BTBHits 87222146 # Number of BTB hits 299system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 300system.cpu.branchPred.BTBHitPct 94.079949 # BTB Hit Percentage 301system.cpu.branchPred.usedRAS 12678300 # Number of times the RAS was used to get a target. 302system.cpu.branchPred.RASInCorrect 116271 # Number of incorrect RAS predictions. 303system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 304system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 305system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 306system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 307system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 308system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 309system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 310system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 311system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 312system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 313system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 314system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 315system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 316system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 317system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 318system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 319system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 320system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 321system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 322system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 323system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 324system.cpu.dtb.inst_hits 0 # ITB inst hits 325system.cpu.dtb.inst_misses 0 # ITB inst misses 326system.cpu.dtb.read_hits 0 # DTB read hits 327system.cpu.dtb.read_misses 0 # DTB read misses 328system.cpu.dtb.write_hits 0 # DTB write hits 329system.cpu.dtb.write_misses 0 # DTB write misses 330system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 331system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 332system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 333system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 334system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 335system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 336system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 337system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 338system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 339system.cpu.dtb.read_accesses 0 # DTB read accesses 340system.cpu.dtb.write_accesses 0 # DTB write accesses 341system.cpu.dtb.inst_accesses 0 # ITB inst accesses 342system.cpu.dtb.hits 0 # DTB hits 343system.cpu.dtb.misses 0 # DTB misses 344system.cpu.dtb.accesses 0 # DTB accesses 345system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 346system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 347system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 348system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 349system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 350system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 351system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 352system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 353system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 354system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 355system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 356system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 357system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 358system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 359system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 360system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 361system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 362system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 363system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 364system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 365system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 366system.cpu.itb.inst_hits 0 # ITB inst hits 367system.cpu.itb.inst_misses 0 # ITB inst misses 368system.cpu.itb.read_hits 0 # DTB read hits 369system.cpu.itb.read_misses 0 # DTB read misses 370system.cpu.itb.write_hits 0 # DTB write hits 371system.cpu.itb.write_misses 0 # DTB write misses 372system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 373system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 374system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 375system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 376system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 377system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 378system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 379system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 380system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 381system.cpu.itb.read_accesses 0 # DTB read accesses 382system.cpu.itb.write_accesses 0 # DTB write accesses 383system.cpu.itb.inst_accesses 0 # ITB inst accesses 384system.cpu.itb.hits 0 # DTB hits 385system.cpu.itb.misses 0 # DTB misses 386system.cpu.itb.accesses 0 # DTB accesses 387system.cpu.workload.num_syscalls 548 # Number of system calls 388system.cpu.numCycles 404773274 # number of cpu cycles simulated 389system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 390system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 391system.cpu.fetch.icacheStallCycles 119371431 # Number of cycles fetch is stalled on an Icache miss 392system.cpu.fetch.Insts 761670050 # Number of instructions fetch has processed 393system.cpu.fetch.Branches 182802497 # Number of branches that fetch encountered 394system.cpu.fetch.predictedBranches 99900446 # Number of branches that fetch has predicted taken 395system.cpu.fetch.Cycles 170159805 # Number of cycles fetch has run and was not squashing or blocked 396system.cpu.fetch.SquashCycles 35695191 # Number of cycles fetch has spent squashing 397system.cpu.fetch.BlockedCycles 77489066 # Number of cycles fetch has spent blocked 398system.cpu.fetch.MiscStallCycles 40 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 399system.cpu.fetch.PendingTrapStallCycles 409 # Number of stall cycles due to pending traps 400system.cpu.fetch.IcacheWaitRetryStallCycles 15 # Number of stall cycles due to full MSHR 401system.cpu.fetch.CacheLines 114520254 # Number of cache lines fetched 402system.cpu.fetch.IcacheSquashes 2435167 # Number of outstanding Icache misses that were squashed 403system.cpu.fetch.rateDist::samples 394646362 # Number of instructions fetched each cycle (Total) 404system.cpu.fetch.rateDist::mean 2.164609 # Number of instructions fetched each cycle (Total) 405system.cpu.fetch.rateDist::stdev 2.986746 # Number of instructions fetched each cycle (Total) 406system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 407system.cpu.fetch.rateDist::0 224499175 56.89% 56.89% # Number of instructions fetched each cycle (Total) 408system.cpu.fetch.rateDist::1 14180048 3.59% 60.48% # Number of instructions fetched each cycle (Total) 409system.cpu.fetch.rateDist::2 22900330 5.80% 66.28% # Number of instructions fetched each cycle (Total) 410system.cpu.fetch.rateDist::3 22746018 5.76% 72.05% # Number of instructions fetched each cycle (Total) 411system.cpu.fetch.rateDist::4 20904181 5.30% 77.34% # Number of instructions fetched each cycle (Total) 412system.cpu.fetch.rateDist::5 11597078 2.94% 80.28% # Number of instructions fetched each cycle (Total) 413system.cpu.fetch.rateDist::6 13062660 3.31% 83.59% # Number of instructions fetched each cycle (Total) 414system.cpu.fetch.rateDist::7 11996924 3.04% 86.63% # Number of instructions fetched each cycle (Total) 415system.cpu.fetch.rateDist::8 52759948 13.37% 100.00% # Number of instructions fetched each cycle (Total) 416system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 417system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 418system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) 419system.cpu.fetch.rateDist::total 394646362 # Number of instructions fetched each cycle (Total) 420system.cpu.fetch.branchRate 0.451617 # Number of branch fetches per cycle 421system.cpu.fetch.rate 1.881720 # Number of inst fetches per cycle 422system.cpu.decode.IdleCycles 129065441 # Number of cycles decode is idle 423system.cpu.decode.BlockedCycles 72977589 # Number of cycles decode is blocked 424system.cpu.decode.RunCycles 158843318 # Number of cycles decode is running 425system.cpu.decode.UnblockCycles 6208520 # Number of cycles decode is unblocking 426system.cpu.decode.SquashCycles 27551494 # Number of cycles decode is squashing 427system.cpu.decode.BranchResolved 26113840 # Number of times decode resolved a branch 428system.cpu.decode.BranchMispred 76933 # Number of times decode detected a branch misprediction 429system.cpu.decode.DecodedInsts 825615862 # Number of instructions handled by decode 430system.cpu.decode.SquashedInsts 295408 # Number of squashed instructions handled by decode 431system.cpu.rename.SquashCycles 27551494 # Number of cycles rename is squashing 432system.cpu.rename.IdleCycles 135663599 # Number of cycles rename is idle 433system.cpu.rename.BlockCycles 10124037 # Number of cycles rename is blocking 434system.cpu.rename.serializeStallCycles 47858907 # count of cycles rename stalled for serializing inst 435system.cpu.rename.RunCycles 158270703 # Number of cycles rename is running 436system.cpu.rename.UnblockCycles 15177622 # Number of cycles rename is unblocking 437system.cpu.rename.RenamedInsts 800676203 # Number of instructions processed by rename 438system.cpu.rename.ROBFullEvents 1362 # Number of times rename has blocked due to ROB full 439system.cpu.rename.IQFullEvents 3041401 # Number of times rename has blocked due to IQ full 440system.cpu.rename.LSQFullEvents 8927839 # Number of times rename has blocked due to LSQ full 441system.cpu.rename.FullRegisterEvents 380 # Number of times there has been no free registers 442system.cpu.rename.RenamedOperands 954380743 # Number of destination operands rename has renamed 443system.cpu.rename.RenameLookups 3518821037 # Number of register rename lookups that rename has made 444system.cpu.rename.int_rename_lookups 3237543722 # Number of integer rename lookups 445system.cpu.rename.fp_rename_lookups 408 # Number of floating rename lookups 446system.cpu.rename.CommittedMaps 666252291 # Number of HB maps that are committed 447system.cpu.rename.UndoneMaps 288128452 # Number of HB maps that are undone due to squashing 448system.cpu.rename.serializingInsts 2293069 # count of serializing insts renamed 449system.cpu.rename.tempSerializingInsts 2293066 # count of temporary serializing insts renamed 450system.cpu.rename.skidInsts 41767697 # count of insts added to the skid buffer 451system.cpu.memDep0.insertedLoads 170285712 # Number of loads inserted to the mem dependence unit. 452system.cpu.memDep0.insertedStores 73492930 # Number of stores inserted to the mem dependence unit. 453system.cpu.memDep0.conflictingLoads 28608200 # Number of conflicting loads. 454system.cpu.memDep0.conflictingStores 15804502 # Number of conflicting stores. 455system.cpu.iq.iqInstsAdded 755130380 # Number of instructions added to the IQ (excludes non-spec) 456system.cpu.iq.iqNonSpecInstsAdded 3775454 # Number of non-speculative instructions added to the IQ 457system.cpu.iq.iqInstsIssued 665331830 # Number of instructions issued 458system.cpu.iq.iqSquashedInstsIssued 1375167 # Number of squashed instructions issued 459system.cpu.iq.iqSquashedInstsExamined 187454297 # Number of squashed instructions iterated over during squash; mainly for profiling 460system.cpu.iq.iqSquashedOperandsExamined 480174835 # Number of squashed operands that are examined and possibly removed from graph 461system.cpu.iq.iqSquashedNonSpecRemoved 797822 # Number of squashed non-spec instructions that were removed 462system.cpu.iq.issued_per_cycle::samples 394646362 # Number of insts issued each cycle 463system.cpu.iq.issued_per_cycle::mean 1.685894 # Number of insts issued each cycle 464system.cpu.iq.issued_per_cycle::stdev 1.735410 # Number of insts issued each cycle 465system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 466system.cpu.iq.issued_per_cycle::0 139160941 35.26% 35.26% # Number of insts issued each cycle 467system.cpu.iq.issued_per_cycle::1 69972049 17.73% 52.99% # Number of insts issued each cycle 468system.cpu.iq.issued_per_cycle::2 71433490 18.10% 71.09% # Number of insts issued each cycle 469system.cpu.iq.issued_per_cycle::3 53381143 13.53% 84.62% # Number of insts issued each cycle 470system.cpu.iq.issued_per_cycle::4 31203736 7.91% 92.53% # Number of insts issued each cycle 471system.cpu.iq.issued_per_cycle::5 16006372 4.06% 96.58% # Number of insts issued each cycle 472system.cpu.iq.issued_per_cycle::6 8742132 2.22% 98.80% # Number of insts issued each cycle 473system.cpu.iq.issued_per_cycle::7 2922216 0.74% 99.54% # Number of insts issued each cycle 474system.cpu.iq.issued_per_cycle::8 1824283 0.46% 100.00% # Number of insts issued each cycle 475system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 476system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 477system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle 478system.cpu.iq.issued_per_cycle::total 394646362 # Number of insts issued each cycle 479system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 480system.cpu.iq.fu_full::IntAlu 481604 5.01% 5.01% # attempts to use FU when none available 481system.cpu.iq.fu_full::IntMult 0 0.00% 5.01% # attempts to use FU when none available 482system.cpu.iq.fu_full::IntDiv 0 0.00% 5.01% # attempts to use FU when none available 483system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.01% # attempts to use FU when none available 484system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.01% # attempts to use FU when none available 485system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.01% # attempts to use FU when none available 486system.cpu.iq.fu_full::FloatMult 0 0.00% 5.01% # attempts to use FU when none available 487system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.01% # attempts to use FU when none available 488system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.01% # attempts to use FU when none available 489system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.01% # attempts to use FU when none available 490system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.01% # attempts to use FU when none available 491system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.01% # attempts to use FU when none available 492system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.01% # attempts to use FU when none available 493system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.01% # attempts to use FU when none available 494system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.01% # attempts to use FU when none available 495system.cpu.iq.fu_full::SimdMult 0 0.00% 5.01% # attempts to use FU when none available 496system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.01% # attempts to use FU when none available 497system.cpu.iq.fu_full::SimdShift 0 0.00% 5.01% # attempts to use FU when none available 498system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.01% # attempts to use FU when none available 499system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.01% # attempts to use FU when none available 500system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.01% # attempts to use FU when none available 501system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.01% # attempts to use FU when none available 502system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.01% # attempts to use FU when none available 503system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.01% # attempts to use FU when none available 504system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.01% # attempts to use FU when none available 505system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.01% # attempts to use FU when none available 506system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.01% # attempts to use FU when none available 507system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.01% # attempts to use FU when none available 508system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.01% # attempts to use FU when none available 509system.cpu.iq.fu_full::MemRead 6543314 68.07% 73.08% # attempts to use FU when none available 510system.cpu.iq.fu_full::MemWrite 2587932 26.92% 100.00% # attempts to use FU when none available 511system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 512system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 513system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 514system.cpu.iq.FU_type_0::IntAlu 447808389 67.31% 67.31% # Type of FU issued 515system.cpu.iq.FU_type_0::IntMult 383403 0.06% 67.36% # Type of FU issued 516system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.36% # Type of FU issued 517system.cpu.iq.FU_type_0::FloatAdd 94 0.00% 67.36% # Type of FU issued 518system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.36% # Type of FU issued 519system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.36% # Type of FU issued 520system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.36% # Type of FU issued 521system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.36% # Type of FU issued 522system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.36% # Type of FU issued 523system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.36% # Type of FU issued 524system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.36% # Type of FU issued 525system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.36% # Type of FU issued 526system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.36% # Type of FU issued 527system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.36% # Type of FU issued 528system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.36% # Type of FU issued 529system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.36% # Type of FU issued 530system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.36% # Type of FU issued 531system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.36% # Type of FU issued 532system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.36% # Type of FU issued 533system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.36% # Type of FU issued 534system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.36% # Type of FU issued 535system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.36% # Type of FU issued 536system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.36% # Type of FU issued 537system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.36% # Type of FU issued 538system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.36% # Type of FU issued 539system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.36% # Type of FU issued 540system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.36% # Type of FU issued 541system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.36% # Type of FU issued 542system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.36% # Type of FU issued 543system.cpu.iq.FU_type_0::MemRead 153377795 23.05% 90.42% # Type of FU issued 544system.cpu.iq.FU_type_0::MemWrite 63762146 9.58% 100.00% # Type of FU issued 545system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 546system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 547system.cpu.iq.FU_type_0::total 665331830 # Type of FU issued 548system.cpu.iq.rate 1.643715 # Inst issue rate 549system.cpu.iq.fu_busy_cnt 9612850 # FU busy when requested 550system.cpu.iq.fu_busy_rate 0.014448 # FU busy rate (busy events/executed inst) 551system.cpu.iq.int_inst_queue_reads 1736297816 # Number of integer instruction queue reads 552system.cpu.iq.int_inst_queue_writes 947166381 # Number of integer instruction queue writes 553system.cpu.iq.int_inst_queue_wakeup_accesses 646062448 # Number of integer instruction queue wakeup accesses 554system.cpu.iq.fp_inst_queue_reads 223 # Number of floating instruction queue reads 555system.cpu.iq.fp_inst_queue_writes 298 # Number of floating instruction queue writes 556system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses 557system.cpu.iq.int_alu_accesses 674944567 # Number of integer alu accesses 558system.cpu.iq.fp_alu_accesses 113 # Number of floating point alu accesses 559system.cpu.iew.lsq.thread0.forwLoads 8567764 # Number of loads that had data forwarded from stores 560system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 561system.cpu.iew.lsq.thread0.squashedLoads 44256157 # Number of loads squashed 562system.cpu.iew.lsq.thread0.ignoredResponses 42344 # Number of memory responses ignored because the instruction is squashed 563system.cpu.iew.lsq.thread0.memOrderViolation 810357 # Number of memory ordering violations 564system.cpu.iew.lsq.thread0.squashedStores 16632453 # Number of stores squashed 565system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 566system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 567system.cpu.iew.lsq.thread0.rescheduledLoads 19504 # Number of loads that were rescheduled 568system.cpu.iew.lsq.thread0.cacheBlocked 8568 # Number of times an access to memory failed due to the cache being blocked 569system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 570system.cpu.iew.iewSquashCycles 27551494 # Number of cycles IEW is squashing 571system.cpu.iew.iewBlockCycles 5275843 # Number of cycles IEW is blocking 572system.cpu.iew.iewUnblockCycles 386509 # Number of cycles IEW is unblocking 573system.cpu.iew.iewDispatchedInsts 760464256 # Number of instructions dispatched to IQ 574system.cpu.iew.iewDispSquashedInsts 1125230 # Number of squashed instructions skipped by dispatch 575system.cpu.iew.iewDispLoadInsts 170285712 # Number of dispatched load instructions 576system.cpu.iew.iewDispStoreInsts 73492930 # Number of dispatched store instructions 577system.cpu.iew.iewDispNonSpecInsts 2286912 # Number of dispatched non-speculative instructions 578system.cpu.iew.iewIQFullEvents 220350 # Number of times the IQ has become full, causing a stall 579system.cpu.iew.iewLSQFullEvents 11309 # Number of times the LSQ has become full, causing a stall 580system.cpu.iew.memOrderViolationEvents 810357 # Number of memory order violations 581system.cpu.iew.predictedTakenIncorrect 4338774 # Number of branches that were predicted taken incorrectly 582system.cpu.iew.predictedNotTakenIncorrect 4002387 # Number of branches that were predicted not taken incorrectly 583system.cpu.iew.branchMispredicts 8341161 # Number of branch mispredicts detected at execute 584system.cpu.iew.iewExecutedInsts 655913475 # Number of executed instructions 585system.cpu.iew.iewExecLoadInsts 150097155 # Number of load instructions executed 586system.cpu.iew.iewExecSquashedInsts 9418355 # Number of squashed instructions skipped in execute 587system.cpu.iew.exec_swp 0 # number of swp insts executed 588system.cpu.iew.exec_nop 1558422 # number of nop insts executed 589system.cpu.iew.exec_refs 212571042 # number of memory reference insts executed 590system.cpu.iew.exec_branches 138499517 # Number of branches executed 591system.cpu.iew.exec_stores 62473887 # Number of stores executed 592system.cpu.iew.exec_rate 1.620447 # Inst execution rate 593system.cpu.iew.wb_sent 651035258 # cumulative count of insts sent to commit 594system.cpu.iew.wb_count 646062464 # cumulative count of insts written-back 595system.cpu.iew.wb_producers 374747617 # num instructions producing a value 596system.cpu.iew.wb_consumers 646369396 # num instructions consuming a value 597system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 598system.cpu.iew.wb_rate 1.596109 # insts written-back per cycle 599system.cpu.iew.wb_fanout 0.579773 # average fanout of values written-back 600system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 601system.cpu.commit.commitSquashedInsts 189524475 # The number of squashed insts skipped by commit 602system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards 603system.cpu.commit.branchMispredicts 7191502 # The number of times a branch was mispredicted 604system.cpu.commit.committed_per_cycle::samples 367094868 # Number of insts commited each cycle 605system.cpu.commit.committed_per_cycle::mean 1.555370 # Number of insts commited each cycle 606system.cpu.commit.committed_per_cycle::stdev 2.229648 # Number of insts commited each cycle 607system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 608system.cpu.commit.committed_per_cycle::0 159372239 43.41% 43.41% # Number of insts commited each cycle 609system.cpu.commit.committed_per_cycle::1 98509322 26.83% 70.25% # Number of insts commited each cycle 610system.cpu.commit.committed_per_cycle::2 33822268 9.21% 79.46% # Number of insts commited each cycle 611system.cpu.commit.committed_per_cycle::3 18793314 5.12% 84.58% # Number of insts commited each cycle 612system.cpu.commit.committed_per_cycle::4 16194287 4.41% 88.99% # Number of insts commited each cycle 613system.cpu.commit.committed_per_cycle::5 7448885 2.03% 91.02% # Number of insts commited each cycle 614system.cpu.commit.committed_per_cycle::6 7004810 1.91% 92.93% # Number of insts commited each cycle 615system.cpu.commit.committed_per_cycle::7 3214010 0.88% 93.81% # Number of insts commited each cycle 616system.cpu.commit.committed_per_cycle::8 22735733 6.19% 100.00% # Number of insts commited each cycle 617system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 618system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 619system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 620system.cpu.commit.committed_per_cycle::total 367094868 # Number of insts commited each cycle 621system.cpu.commit.committedInsts 506581607 # Number of instructions committed 622system.cpu.commit.committedOps 570968167 # Number of ops (including micro ops) committed 623system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 624system.cpu.commit.refs 182890032 # Number of memory references committed 625system.cpu.commit.loads 126029555 # Number of loads committed 626system.cpu.commit.membars 1488542 # Number of memory barriers committed 627system.cpu.commit.branches 121548301 # Number of branches committed 628system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. 629system.cpu.commit.int_insts 470727693 # Number of committed integer instructions. 630system.cpu.commit.function_calls 9757362 # Number of function calls committed. 631system.cpu.commit.bw_lim_events 22735733 # number cycles where commit BW limit reached 632system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits 633system.cpu.rob.rob_reads 1104844639 # The number of ROB reads 634system.cpu.rob.rob_writes 1548657613 # The number of ROB writes 635system.cpu.timesIdled 329536 # Number of times that the entire CPU went into an idle state and unscheduled itself 636system.cpu.idleCycles 10126912 # Total number of cycles that the CPU has spent unscheduled due to idling 637system.cpu.committedInsts 505237723 # Number of Instructions Simulated 638system.cpu.committedOps 569624283 # Number of Ops (including micro ops) Simulated 639system.cpu.committedInsts_total 505237723 # Number of Instructions Simulated 640system.cpu.cpi 0.801154 # CPI: Cycles Per Instruction 641system.cpu.cpi_total 0.801154 # CPI: Total CPI of All Threads 642system.cpu.ipc 1.248199 # IPC: Instructions Per Cycle 643system.cpu.ipc_total 1.248199 # IPC: Total IPC of All Threads 644system.cpu.int_regfile_reads 3058738251 # number of integer regfile reads 645system.cpu.int_regfile_writes 752038270 # number of integer regfile writes 646system.cpu.fp_regfile_reads 16 # number of floating regfile reads 647system.cpu.misc_regfile_reads 237846973 # number of misc regfile reads 648system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes 649system.cpu.toL2Bus.throughput 735012008 # Throughput (bytes/s) 650system.cpu.toL2Bus.trans_dist::ReadReq 864661 # Transaction distribution 651system.cpu.toL2Bus.trans_dist::ReadResp 864660 # Transaction distribution 652system.cpu.toL2Bus.trans_dist::Writeback 1110883 # Transaction distribution 653system.cpu.toL2Bus.trans_dist::UpgradeReq 79 # Transaction distribution 654system.cpu.toL2Bus.trans_dist::UpgradeResp 79 # Transaction distribution 655system.cpu.toL2Bus.trans_dist::ReadExReq 348779 # Transaction distribution 656system.cpu.toL2Bus.trans_dist::ReadExResp 348779 # Transaction distribution 657system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 33728 # Packet count per connected master and slave (bytes) 658system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3504101 # Packet count per connected master and slave (bytes) 659system.cpu.toL2Bus.pkt_count::total 3537829 # Packet count per connected master and slave (bytes) 660system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1076352 # Cumulative packet size per connected master and slave (bytes) 661system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 147674432 # Cumulative packet size per connected master and slave (bytes) 662system.cpu.toL2Bus.tot_pkt_size::total 148750784 # Cumulative packet size per connected master and slave (bytes) 663system.cpu.toL2Bus.data_through_bus 148750784 # Total data (bytes) 664system.cpu.toL2Bus.snoop_data_through_bus 5824 # Total snoop data (bytes) 665system.cpu.toL2Bus.reqLayer0.occupancy 2273084998 # Layer occupancy (ticks) 666system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) 667system.cpu.toL2Bus.respLayer0.occupancy 25918735 # Layer occupancy (ticks) 668system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 669system.cpu.toL2Bus.respLayer1.occupancy 1823048732 # Layer occupancy (ticks) 670system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) 671system.cpu.icache.tags.replacements 14973 # number of replacements 672system.cpu.icache.tags.tagsinuse 1095.994633 # Cycle average of tags in use 673system.cpu.icache.tags.total_refs 114499162 # Total number of references to valid blocks. 674system.cpu.icache.tags.sampled_refs 16828 # Sample count of references to valid blocks. 675system.cpu.icache.tags.avg_refs 6804.086166 # Average number of references to valid blocks. 676system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 677system.cpu.icache.tags.occ_blocks::cpu.inst 1095.994633 # Average occupied blocks per requestor 678system.cpu.icache.tags.occ_percent::cpu.inst 0.535154 # Average percentage of cache occupancy 679system.cpu.icache.tags.occ_percent::total 0.535154 # Average percentage of cache occupancy 680system.cpu.icache.tags.occ_task_id_blocks::1024 1855 # Occupied blocks per task id 681system.cpu.icache.tags.age_task_id_blocks_1024::0 43 # Occupied blocks per task id 682system.cpu.icache.tags.age_task_id_blocks_1024::1 54 # Occupied blocks per task id 683system.cpu.icache.tags.age_task_id_blocks_1024::2 79 # Occupied blocks per task id 684system.cpu.icache.tags.age_task_id_blocks_1024::3 300 # Occupied blocks per task id 685system.cpu.icache.tags.age_task_id_blocks_1024::4 1379 # Occupied blocks per task id 686system.cpu.icache.tags.occ_task_id_percent::1024 0.905762 # Percentage of cache occupancy per task id 687system.cpu.icache.tags.tag_accesses 229057415 # Number of tag accesses 688system.cpu.icache.tags.data_accesses 229057415 # Number of data accesses 689system.cpu.icache.ReadReq_hits::cpu.inst 114499162 # number of ReadReq hits 690system.cpu.icache.ReadReq_hits::total 114499162 # number of ReadReq hits 691system.cpu.icache.demand_hits::cpu.inst 114499162 # number of demand (read+write) hits 692system.cpu.icache.demand_hits::total 114499162 # number of demand (read+write) hits 693system.cpu.icache.overall_hits::cpu.inst 114499162 # number of overall hits 694system.cpu.icache.overall_hits::total 114499162 # number of overall hits 695system.cpu.icache.ReadReq_misses::cpu.inst 21091 # number of ReadReq misses 696system.cpu.icache.ReadReq_misses::total 21091 # number of ReadReq misses 697system.cpu.icache.demand_misses::cpu.inst 21091 # number of demand (read+write) misses 698system.cpu.icache.demand_misses::total 21091 # number of demand (read+write) misses 699system.cpu.icache.overall_misses::cpu.inst 21091 # number of overall misses 700system.cpu.icache.overall_misses::total 21091 # number of overall misses 701system.cpu.icache.ReadReq_miss_latency::cpu.inst 555853234 # number of ReadReq miss cycles 702system.cpu.icache.ReadReq_miss_latency::total 555853234 # number of ReadReq miss cycles 703system.cpu.icache.demand_miss_latency::cpu.inst 555853234 # number of demand (read+write) miss cycles 704system.cpu.icache.demand_miss_latency::total 555853234 # number of demand (read+write) miss cycles 705system.cpu.icache.overall_miss_latency::cpu.inst 555853234 # number of overall miss cycles 706system.cpu.icache.overall_miss_latency::total 555853234 # number of overall miss cycles 707system.cpu.icache.ReadReq_accesses::cpu.inst 114520253 # number of ReadReq accesses(hits+misses) 708system.cpu.icache.ReadReq_accesses::total 114520253 # number of ReadReq accesses(hits+misses) 709system.cpu.icache.demand_accesses::cpu.inst 114520253 # number of demand (read+write) accesses 710system.cpu.icache.demand_accesses::total 114520253 # number of demand (read+write) accesses 711system.cpu.icache.overall_accesses::cpu.inst 114520253 # number of overall (read+write) accesses 712system.cpu.icache.overall_accesses::total 114520253 # number of overall (read+write) accesses 713system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000184 # miss rate for ReadReq accesses 714system.cpu.icache.ReadReq_miss_rate::total 0.000184 # miss rate for ReadReq accesses 715system.cpu.icache.demand_miss_rate::cpu.inst 0.000184 # miss rate for demand accesses 716system.cpu.icache.demand_miss_rate::total 0.000184 # miss rate for demand accesses 717system.cpu.icache.overall_miss_rate::cpu.inst 0.000184 # miss rate for overall accesses 718system.cpu.icache.overall_miss_rate::total 0.000184 # miss rate for overall accesses 719system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 26354.996634 # average ReadReq miss latency 720system.cpu.icache.ReadReq_avg_miss_latency::total 26354.996634 # average ReadReq miss latency 721system.cpu.icache.demand_avg_miss_latency::cpu.inst 26354.996634 # average overall miss latency 722system.cpu.icache.demand_avg_miss_latency::total 26354.996634 # average overall miss latency 723system.cpu.icache.overall_avg_miss_latency::cpu.inst 26354.996634 # average overall miss latency 724system.cpu.icache.overall_avg_miss_latency::total 26354.996634 # average overall miss latency 725system.cpu.icache.blocked_cycles::no_mshrs 663 # number of cycles access was blocked 726system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 727system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked 728system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 729system.cpu.icache.avg_blocked_cycles::no_mshrs 60.272727 # average number of cycles each access was blocked 730system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 731system.cpu.icache.fast_writes 0 # number of fast writes performed 732system.cpu.icache.cache_copies 0 # number of cache copies performed 733system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4181 # number of ReadReq MSHR hits 734system.cpu.icache.ReadReq_mshr_hits::total 4181 # number of ReadReq MSHR hits 735system.cpu.icache.demand_mshr_hits::cpu.inst 4181 # number of demand (read+write) MSHR hits 736system.cpu.icache.demand_mshr_hits::total 4181 # number of demand (read+write) MSHR hits 737system.cpu.icache.overall_mshr_hits::cpu.inst 4181 # number of overall MSHR hits 738system.cpu.icache.overall_mshr_hits::total 4181 # number of overall MSHR hits 739system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16910 # number of ReadReq MSHR misses 740system.cpu.icache.ReadReq_mshr_misses::total 16910 # number of ReadReq MSHR misses 741system.cpu.icache.demand_mshr_misses::cpu.inst 16910 # number of demand (read+write) MSHR misses 742system.cpu.icache.demand_mshr_misses::total 16910 # number of demand (read+write) MSHR misses 743system.cpu.icache.overall_mshr_misses::cpu.inst 16910 # number of overall MSHR misses 744system.cpu.icache.overall_mshr_misses::total 16910 # number of overall MSHR misses 745system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 402050014 # number of ReadReq MSHR miss cycles 746system.cpu.icache.ReadReq_mshr_miss_latency::total 402050014 # number of ReadReq MSHR miss cycles 747system.cpu.icache.demand_mshr_miss_latency::cpu.inst 402050014 # number of demand (read+write) MSHR miss cycles 748system.cpu.icache.demand_mshr_miss_latency::total 402050014 # number of demand (read+write) MSHR miss cycles 749system.cpu.icache.overall_mshr_miss_latency::cpu.inst 402050014 # number of overall MSHR miss cycles 750system.cpu.icache.overall_mshr_miss_latency::total 402050014 # number of overall MSHR miss cycles 751system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for ReadReq accesses 752system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000148 # mshr miss rate for ReadReq accesses 753system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for demand accesses 754system.cpu.icache.demand_mshr_miss_rate::total 0.000148 # mshr miss rate for demand accesses 755system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for overall accesses 756system.cpu.icache.overall_mshr_miss_rate::total 0.000148 # mshr miss rate for overall accesses 757system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23775.873093 # average ReadReq mshr miss latency 758system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23775.873093 # average ReadReq mshr miss latency 759system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23775.873093 # average overall mshr miss latency 760system.cpu.icache.demand_avg_mshr_miss_latency::total 23775.873093 # average overall mshr miss latency 761system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23775.873093 # average overall mshr miss latency 762system.cpu.icache.overall_avg_mshr_miss_latency::total 23775.873093 # average overall mshr miss latency 763system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 764system.cpu.l2cache.tags.replacements 115331 # number of replacements 765system.cpu.l2cache.tags.tagsinuse 27082.895535 # Cycle average of tags in use 766system.cpu.l2cache.tags.total_refs 1781400 # Total number of references to valid blocks. 767system.cpu.l2cache.tags.sampled_refs 146592 # Sample count of references to valid blocks. 768system.cpu.l2cache.tags.avg_refs 12.152096 # Average number of references to valid blocks. 769system.cpu.l2cache.tags.warmup_cycle 102338963500 # Cycle when the warmup percentage was hit. 770system.cpu.l2cache.tags.occ_blocks::writebacks 23017.339474 # Average occupied blocks per requestor 771system.cpu.l2cache.tags.occ_blocks::cpu.inst 360.906574 # Average occupied blocks per requestor 772system.cpu.l2cache.tags.occ_blocks::cpu.data 3704.649487 # Average occupied blocks per requestor 773system.cpu.l2cache.tags.occ_percent::writebacks 0.702433 # Average percentage of cache occupancy 774system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011014 # Average percentage of cache occupancy 775system.cpu.l2cache.tags.occ_percent::cpu.data 0.113057 # Average percentage of cache occupancy 776system.cpu.l2cache.tags.occ_percent::total 0.826504 # Average percentage of cache occupancy 777system.cpu.l2cache.tags.occ_task_id_blocks::1024 31261 # Occupied blocks per task id 778system.cpu.l2cache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id 779system.cpu.l2cache.tags.age_task_id_blocks_1024::1 4 # Occupied blocks per task id 780system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2190 # Occupied blocks per task id 781system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7667 # Occupied blocks per task id 782system.cpu.l2cache.tags.age_task_id_blocks_1024::4 21324 # Occupied blocks per task id 783system.cpu.l2cache.tags.occ_task_id_percent::1024 0.954010 # Percentage of cache occupancy per task id 784system.cpu.l2cache.tags.tag_accesses 19089931 # Number of tag accesses 785system.cpu.l2cache.tags.data_accesses 19089931 # Number of data accesses 786system.cpu.l2cache.ReadReq_hits::cpu.inst 13449 # number of ReadReq hits 787system.cpu.l2cache.ReadReq_hits::cpu.data 804311 # number of ReadReq hits 788system.cpu.l2cache.ReadReq_hits::total 817760 # number of ReadReq hits 789system.cpu.l2cache.Writeback_hits::writebacks 1110883 # number of Writeback hits 790system.cpu.l2cache.Writeback_hits::total 1110883 # number of Writeback hits 791system.cpu.l2cache.UpgradeReq_hits::cpu.data 71 # number of UpgradeReq hits 792system.cpu.l2cache.UpgradeReq_hits::total 71 # number of UpgradeReq hits 793system.cpu.l2cache.ReadExReq_hits::cpu.data 247485 # number of ReadExReq hits 794system.cpu.l2cache.ReadExReq_hits::total 247485 # number of ReadExReq hits 795system.cpu.l2cache.demand_hits::cpu.inst 13449 # number of demand (read+write) hits 796system.cpu.l2cache.demand_hits::cpu.data 1051796 # number of demand (read+write) hits 797system.cpu.l2cache.demand_hits::total 1065245 # number of demand (read+write) hits 798system.cpu.l2cache.overall_hits::cpu.inst 13449 # number of overall hits 799system.cpu.l2cache.overall_hits::cpu.data 1051796 # number of overall hits 800system.cpu.l2cache.overall_hits::total 1065245 # number of overall hits 801system.cpu.l2cache.ReadReq_misses::cpu.inst 3370 # number of ReadReq misses 802system.cpu.l2cache.ReadReq_misses::cpu.data 43440 # number of ReadReq misses 803system.cpu.l2cache.ReadReq_misses::total 46810 # number of ReadReq misses 804system.cpu.l2cache.UpgradeReq_misses::cpu.data 8 # number of UpgradeReq misses 805system.cpu.l2cache.UpgradeReq_misses::total 8 # number of UpgradeReq misses 806system.cpu.l2cache.ReadExReq_misses::cpu.data 101294 # number of ReadExReq misses 807system.cpu.l2cache.ReadExReq_misses::total 101294 # number of ReadExReq misses 808system.cpu.l2cache.demand_misses::cpu.inst 3370 # number of demand (read+write) misses 809system.cpu.l2cache.demand_misses::cpu.data 144734 # number of demand (read+write) misses 810system.cpu.l2cache.demand_misses::total 148104 # number of demand (read+write) misses 811system.cpu.l2cache.overall_misses::cpu.inst 3370 # number of overall misses 812system.cpu.l2cache.overall_misses::cpu.data 144734 # number of overall misses 813system.cpu.l2cache.overall_misses::total 148104 # number of overall misses 814system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 250298750 # number of ReadReq miss cycles 815system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3365658750 # number of ReadReq miss cycles 816system.cpu.l2cache.ReadReq_miss_latency::total 3615957500 # number of ReadReq miss cycles 817system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23499 # number of UpgradeReq miss cycles 818system.cpu.l2cache.UpgradeReq_miss_latency::total 23499 # number of UpgradeReq miss cycles 819system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7297338249 # number of ReadExReq miss cycles 820system.cpu.l2cache.ReadExReq_miss_latency::total 7297338249 # number of ReadExReq miss cycles 821system.cpu.l2cache.demand_miss_latency::cpu.inst 250298750 # number of demand (read+write) miss cycles 822system.cpu.l2cache.demand_miss_latency::cpu.data 10662996999 # number of demand (read+write) miss cycles 823system.cpu.l2cache.demand_miss_latency::total 10913295749 # number of demand (read+write) miss cycles 824system.cpu.l2cache.overall_miss_latency::cpu.inst 250298750 # number of overall miss cycles 825system.cpu.l2cache.overall_miss_latency::cpu.data 10662996999 # number of overall miss cycles 826system.cpu.l2cache.overall_miss_latency::total 10913295749 # number of overall miss cycles 827system.cpu.l2cache.ReadReq_accesses::cpu.inst 16819 # number of ReadReq accesses(hits+misses) 828system.cpu.l2cache.ReadReq_accesses::cpu.data 847751 # number of ReadReq accesses(hits+misses) 829system.cpu.l2cache.ReadReq_accesses::total 864570 # number of ReadReq accesses(hits+misses) 830system.cpu.l2cache.Writeback_accesses::writebacks 1110883 # number of Writeback accesses(hits+misses) 831system.cpu.l2cache.Writeback_accesses::total 1110883 # number of Writeback accesses(hits+misses) 832system.cpu.l2cache.UpgradeReq_accesses::cpu.data 79 # number of UpgradeReq accesses(hits+misses) 833system.cpu.l2cache.UpgradeReq_accesses::total 79 # number of UpgradeReq accesses(hits+misses) 834system.cpu.l2cache.ReadExReq_accesses::cpu.data 348779 # number of ReadExReq accesses(hits+misses) 835system.cpu.l2cache.ReadExReq_accesses::total 348779 # number of ReadExReq accesses(hits+misses) 836system.cpu.l2cache.demand_accesses::cpu.inst 16819 # number of demand (read+write) accesses 837system.cpu.l2cache.demand_accesses::cpu.data 1196530 # number of demand (read+write) accesses 838system.cpu.l2cache.demand_accesses::total 1213349 # number of demand (read+write) accesses 839system.cpu.l2cache.overall_accesses::cpu.inst 16819 # number of overall (read+write) accesses 840system.cpu.l2cache.overall_accesses::cpu.data 1196530 # number of overall (read+write) accesses 841system.cpu.l2cache.overall_accesses::total 1213349 # number of overall (read+write) accesses 842system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.200369 # miss rate for ReadReq accesses 843system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.051241 # miss rate for ReadReq accesses 844system.cpu.l2cache.ReadReq_miss_rate::total 0.054143 # miss rate for ReadReq accesses 845system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.101266 # miss rate for UpgradeReq accesses 846system.cpu.l2cache.UpgradeReq_miss_rate::total 0.101266 # miss rate for UpgradeReq accesses 847system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.290425 # miss rate for ReadExReq accesses 848system.cpu.l2cache.ReadExReq_miss_rate::total 0.290425 # miss rate for ReadExReq accesses 849system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200369 # miss rate for demand accesses 850system.cpu.l2cache.demand_miss_rate::cpu.data 0.120961 # miss rate for demand accesses 851system.cpu.l2cache.demand_miss_rate::total 0.122062 # miss rate for demand accesses 852system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200369 # miss rate for overall accesses 853system.cpu.l2cache.overall_miss_rate::cpu.data 0.120961 # miss rate for overall accesses 854system.cpu.l2cache.overall_miss_rate::total 0.122062 # miss rate for overall accesses 855system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74272.626113 # average ReadReq miss latency 856system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77478.332182 # average ReadReq miss latency 857system.cpu.l2cache.ReadReq_avg_miss_latency::total 77247.543260 # average ReadReq miss latency 858system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 2937.375000 # average UpgradeReq miss latency 859system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 2937.375000 # average UpgradeReq miss latency 860system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72041.169753 # average ReadExReq miss latency 861system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72041.169753 # average ReadExReq miss latency 862system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74272.626113 # average overall miss latency 863system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73673.062300 # average overall miss latency 864system.cpu.l2cache.demand_avg_miss_latency::total 73686.704944 # average overall miss latency 865system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74272.626113 # average overall miss latency 866system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73673.062300 # average overall miss latency 867system.cpu.l2cache.overall_avg_miss_latency::total 73686.704944 # average overall miss latency 868system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 869system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 870system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 871system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 872system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 873system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 874system.cpu.l2cache.fast_writes 0 # number of fast writes performed 875system.cpu.l2cache.cache_copies 0 # number of cache copies performed 876system.cpu.l2cache.writebacks::writebacks 97591 # number of writebacks 877system.cpu.l2cache.writebacks::total 97591 # number of writebacks 878system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits 879system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits 880system.cpu.l2cache.ReadReq_mshr_hits::total 26 # number of ReadReq MSHR hits 881system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits 882system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits 883system.cpu.l2cache.demand_mshr_hits::total 26 # number of demand (read+write) MSHR hits 884system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits 885system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits 886system.cpu.l2cache.overall_mshr_hits::total 26 # number of overall MSHR hits 887system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3365 # number of ReadReq MSHR misses 888system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 43419 # number of ReadReq MSHR misses 889system.cpu.l2cache.ReadReq_mshr_misses::total 46784 # number of ReadReq MSHR misses 890system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 8 # number of UpgradeReq MSHR misses 891system.cpu.l2cache.UpgradeReq_mshr_misses::total 8 # number of UpgradeReq MSHR misses 892system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 101294 # number of ReadExReq MSHR misses 893system.cpu.l2cache.ReadExReq_mshr_misses::total 101294 # number of ReadExReq MSHR misses 894system.cpu.l2cache.demand_mshr_misses::cpu.inst 3365 # number of demand (read+write) MSHR misses 895system.cpu.l2cache.demand_mshr_misses::cpu.data 144713 # number of demand (read+write) MSHR misses 896system.cpu.l2cache.demand_mshr_misses::total 148078 # number of demand (read+write) MSHR misses 897system.cpu.l2cache.overall_mshr_misses::cpu.inst 3365 # number of overall MSHR misses 898system.cpu.l2cache.overall_mshr_misses::cpu.data 144713 # number of overall MSHR misses 899system.cpu.l2cache.overall_mshr_misses::total 148078 # number of overall MSHR misses 900system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 207676000 # number of ReadReq MSHR miss cycles 901system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2821069500 # number of ReadReq MSHR miss cycles 902system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3028745500 # number of ReadReq MSHR miss cycles 903system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 80008 # number of UpgradeReq MSHR miss cycles 904system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 80008 # number of UpgradeReq MSHR miss cycles 905system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6013621251 # number of ReadExReq MSHR miss cycles 906system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6013621251 # number of ReadExReq MSHR miss cycles 907system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 207676000 # number of demand (read+write) MSHR miss cycles 908system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8834690751 # number of demand (read+write) MSHR miss cycles 909system.cpu.l2cache.demand_mshr_miss_latency::total 9042366751 # number of demand (read+write) MSHR miss cycles 910system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 207676000 # number of overall MSHR miss cycles 911system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8834690751 # number of overall MSHR miss cycles 912system.cpu.l2cache.overall_mshr_miss_latency::total 9042366751 # number of overall MSHR miss cycles 913system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for ReadReq accesses 914system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.051217 # mshr miss rate for ReadReq accesses 915system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.054112 # mshr miss rate for ReadReq accesses 916system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.101266 # mshr miss rate for UpgradeReq accesses 917system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.101266 # mshr miss rate for UpgradeReq accesses 918system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.290425 # mshr miss rate for ReadExReq accesses 919system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.290425 # mshr miss rate for ReadExReq accesses 920system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for demand accesses 921system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.120944 # mshr miss rate for demand accesses 922system.cpu.l2cache.demand_mshr_miss_rate::total 0.122041 # mshr miss rate for demand accesses 923system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for overall accesses 924system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.120944 # mshr miss rate for overall accesses 925system.cpu.l2cache.overall_mshr_miss_rate::total 0.122041 # mshr miss rate for overall accesses 926system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61716.493314 # average ReadReq mshr miss latency 927system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64973.156913 # average ReadReq mshr miss latency 928system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64738.917151 # average ReadReq mshr miss latency 929system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency 930system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency 931system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59367.990710 # average ReadExReq mshr miss latency 932system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59367.990710 # average ReadExReq mshr miss latency 933system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61716.493314 # average overall mshr miss latency 934system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61049.738109 # average overall mshr miss latency 935system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61064.889795 # average overall mshr miss latency 936system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61716.493314 # average overall mshr miss latency 937system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61049.738109 # average overall mshr miss latency 938system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61064.889795 # average overall mshr miss latency 939system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 940system.cpu.dcache.tags.replacements 1192434 # number of replacements 941system.cpu.dcache.tags.tagsinuse 4057.447359 # Cycle average of tags in use 942system.cpu.dcache.tags.total_refs 190168921 # Total number of references to valid blocks. 943system.cpu.dcache.tags.sampled_refs 1196530 # Sample count of references to valid blocks. 944system.cpu.dcache.tags.avg_refs 158.933684 # Average number of references to valid blocks. 945system.cpu.dcache.tags.warmup_cycle 4256684250 # Cycle when the warmup percentage was hit. 946system.cpu.dcache.tags.occ_blocks::cpu.data 4057.447359 # Average occupied blocks per requestor 947system.cpu.dcache.tags.occ_percent::cpu.data 0.990588 # Average percentage of cache occupancy 948system.cpu.dcache.tags.occ_percent::total 0.990588 # Average percentage of cache occupancy 949system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id 950system.cpu.dcache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id 951system.cpu.dcache.tags.age_task_id_blocks_1024::1 26 # Occupied blocks per task id 952system.cpu.dcache.tags.age_task_id_blocks_1024::2 2348 # Occupied blocks per task id 953system.cpu.dcache.tags.age_task_id_blocks_1024::3 1681 # Occupied blocks per task id 954system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 955system.cpu.dcache.tags.tag_accesses 391443552 # Number of tag accesses 956system.cpu.dcache.tags.data_accesses 391443552 # Number of data accesses 957system.cpu.dcache.ReadReq_hits::cpu.data 136203085 # number of ReadReq hits 958system.cpu.dcache.ReadReq_hits::total 136203085 # number of ReadReq hits 959system.cpu.dcache.WriteReq_hits::cpu.data 50988219 # number of WriteReq hits 960system.cpu.dcache.WriteReq_hits::total 50988219 # number of WriteReq hits 961system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488837 # number of LoadLockedReq hits 962system.cpu.dcache.LoadLockedReq_hits::total 1488837 # number of LoadLockedReq hits 963system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits 964system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits 965system.cpu.dcache.demand_hits::cpu.data 187191304 # number of demand (read+write) hits 966system.cpu.dcache.demand_hits::total 187191304 # number of demand (read+write) hits 967system.cpu.dcache.overall_hits::cpu.data 187191304 # number of overall hits 968system.cpu.dcache.overall_hits::total 187191304 # number of overall hits 969system.cpu.dcache.ReadReq_misses::cpu.data 1703703 # number of ReadReq misses 970system.cpu.dcache.ReadReq_misses::total 1703703 # number of ReadReq misses 971system.cpu.dcache.WriteReq_misses::cpu.data 3251087 # number of WriteReq misses 972system.cpu.dcache.WriteReq_misses::total 3251087 # number of WriteReq misses 973system.cpu.dcache.LoadLockedReq_misses::cpu.data 39 # number of LoadLockedReq misses 974system.cpu.dcache.LoadLockedReq_misses::total 39 # number of LoadLockedReq misses 975system.cpu.dcache.demand_misses::cpu.data 4954790 # number of demand (read+write) misses 976system.cpu.dcache.demand_misses::total 4954790 # number of demand (read+write) misses 977system.cpu.dcache.overall_misses::cpu.data 4954790 # number of overall misses 978system.cpu.dcache.overall_misses::total 4954790 # number of overall misses 979system.cpu.dcache.ReadReq_miss_latency::cpu.data 29263316713 # number of ReadReq miss cycles 980system.cpu.dcache.ReadReq_miss_latency::total 29263316713 # number of ReadReq miss cycles 981system.cpu.dcache.WriteReq_miss_latency::cpu.data 70545580472 # number of WriteReq miss cycles 982system.cpu.dcache.WriteReq_miss_latency::total 70545580472 # number of WriteReq miss cycles 983system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 635500 # number of LoadLockedReq miss cycles 984system.cpu.dcache.LoadLockedReq_miss_latency::total 635500 # number of LoadLockedReq miss cycles 985system.cpu.dcache.demand_miss_latency::cpu.data 99808897185 # number of demand (read+write) miss cycles 986system.cpu.dcache.demand_miss_latency::total 99808897185 # number of demand (read+write) miss cycles 987system.cpu.dcache.overall_miss_latency::cpu.data 99808897185 # number of overall miss cycles 988system.cpu.dcache.overall_miss_latency::total 99808897185 # number of overall miss cycles 989system.cpu.dcache.ReadReq_accesses::cpu.data 137906788 # number of ReadReq accesses(hits+misses) 990system.cpu.dcache.ReadReq_accesses::total 137906788 # number of ReadReq accesses(hits+misses) 991system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) 992system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) 993system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488876 # number of LoadLockedReq accesses(hits+misses) 994system.cpu.dcache.LoadLockedReq_accesses::total 1488876 # number of LoadLockedReq accesses(hits+misses) 995system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) 996system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) 997system.cpu.dcache.demand_accesses::cpu.data 192146094 # number of demand (read+write) accesses 998system.cpu.dcache.demand_accesses::total 192146094 # number of demand (read+write) accesses 999system.cpu.dcache.overall_accesses::cpu.data 192146094 # number of overall (read+write) accesses 1000system.cpu.dcache.overall_accesses::total 192146094 # number of overall (read+write) accesses 1001system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012354 # miss rate for ReadReq accesses 1002system.cpu.dcache.ReadReq_miss_rate::total 0.012354 # miss rate for ReadReq accesses 1003system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.059940 # miss rate for WriteReq accesses 1004system.cpu.dcache.WriteReq_miss_rate::total 0.059940 # miss rate for WriteReq accesses 1005system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000026 # miss rate for LoadLockedReq accesses 1006system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000026 # miss rate for LoadLockedReq accesses 1007system.cpu.dcache.demand_miss_rate::cpu.data 0.025787 # miss rate for demand accesses 1008system.cpu.dcache.demand_miss_rate::total 0.025787 # miss rate for demand accesses 1009system.cpu.dcache.overall_miss_rate::cpu.data 0.025787 # miss rate for overall accesses 1010system.cpu.dcache.overall_miss_rate::total 0.025787 # miss rate for overall accesses 1011system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17176.301687 # average ReadReq miss latency 1012system.cpu.dcache.ReadReq_avg_miss_latency::total 17176.301687 # average ReadReq miss latency 1013system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21699.074947 # average WriteReq miss latency 1014system.cpu.dcache.WriteReq_avg_miss_latency::total 21699.074947 # average WriteReq miss latency 1015system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16294.871795 # average LoadLockedReq miss latency 1016system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16294.871795 # average LoadLockedReq miss latency 1017system.cpu.dcache.demand_avg_miss_latency::cpu.data 20143.920769 # average overall miss latency 1018system.cpu.dcache.demand_avg_miss_latency::total 20143.920769 # average overall miss latency 1019system.cpu.dcache.overall_avg_miss_latency::cpu.data 20143.920769 # average overall miss latency 1020system.cpu.dcache.overall_avg_miss_latency::total 20143.920769 # average overall miss latency 1021system.cpu.dcache.blocked_cycles::no_mshrs 17635 # number of cycles access was blocked 1022system.cpu.dcache.blocked_cycles::no_targets 54424 # number of cycles access was blocked 1023system.cpu.dcache.blocked::no_mshrs 1686 # number of cycles access was blocked 1024system.cpu.dcache.blocked::no_targets 666 # number of cycles access was blocked 1025system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.459668 # average number of cycles each access was blocked 1026system.cpu.dcache.avg_blocked_cycles::no_targets 81.717718 # average number of cycles each access was blocked 1027system.cpu.dcache.fast_writes 0 # number of fast writes performed 1028system.cpu.dcache.cache_copies 0 # number of cache copies performed 1029system.cpu.dcache.writebacks::writebacks 1110883 # number of writebacks 1030system.cpu.dcache.writebacks::total 1110883 # number of writebacks 1031system.cpu.dcache.ReadReq_mshr_hits::cpu.data 855409 # number of ReadReq MSHR hits 1032system.cpu.dcache.ReadReq_mshr_hits::total 855409 # number of ReadReq MSHR hits 1033system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2902772 # number of WriteReq MSHR hits 1034system.cpu.dcache.WriteReq_mshr_hits::total 2902772 # number of WriteReq MSHR hits 1035system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 39 # number of LoadLockedReq MSHR hits 1036system.cpu.dcache.LoadLockedReq_mshr_hits::total 39 # number of LoadLockedReq MSHR hits 1037system.cpu.dcache.demand_mshr_hits::cpu.data 3758181 # number of demand (read+write) MSHR hits 1038system.cpu.dcache.demand_mshr_hits::total 3758181 # number of demand (read+write) MSHR hits 1039system.cpu.dcache.overall_mshr_hits::cpu.data 3758181 # number of overall MSHR hits 1040system.cpu.dcache.overall_mshr_hits::total 3758181 # number of overall MSHR hits 1041system.cpu.dcache.ReadReq_mshr_misses::cpu.data 848294 # number of ReadReq MSHR misses 1042system.cpu.dcache.ReadReq_mshr_misses::total 848294 # number of ReadReq MSHR misses 1043system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348315 # number of WriteReq MSHR misses 1044system.cpu.dcache.WriteReq_mshr_misses::total 348315 # number of WriteReq MSHR misses 1045system.cpu.dcache.demand_mshr_misses::cpu.data 1196609 # number of demand (read+write) MSHR misses 1046system.cpu.dcache.demand_mshr_misses::total 1196609 # number of demand (read+write) MSHR misses 1047system.cpu.dcache.overall_mshr_misses::cpu.data 1196609 # number of overall MSHR misses 1048system.cpu.dcache.overall_mshr_misses::total 1196609 # number of overall MSHR misses 1049system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12295329526 # number of ReadReq MSHR miss cycles 1050system.cpu.dcache.ReadReq_mshr_miss_latency::total 12295329526 # number of ReadReq MSHR miss cycles 1051system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10170217738 # number of WriteReq MSHR miss cycles 1052system.cpu.dcache.WriteReq_mshr_miss_latency::total 10170217738 # number of WriteReq MSHR miss cycles 1053system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22465547264 # number of demand (read+write) MSHR miss cycles 1054system.cpu.dcache.demand_mshr_miss_latency::total 22465547264 # number of demand (read+write) MSHR miss cycles 1055system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22465547264 # number of overall MSHR miss cycles 1056system.cpu.dcache.overall_mshr_miss_latency::total 22465547264 # number of overall MSHR miss cycles 1057system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006151 # mshr miss rate for ReadReq accesses 1058system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006151 # mshr miss rate for ReadReq accesses 1059system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006422 # mshr miss rate for WriteReq accesses 1060system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006422 # mshr miss rate for WriteReq accesses 1061system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006228 # mshr miss rate for demand accesses 1062system.cpu.dcache.demand_mshr_miss_rate::total 0.006228 # mshr miss rate for demand accesses 1063system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006228 # mshr miss rate for overall accesses 1064system.cpu.dcache.overall_mshr_miss_rate::total 0.006228 # mshr miss rate for overall accesses 1065system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14494.184240 # average ReadReq mshr miss latency 1066system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14494.184240 # average ReadReq mshr miss latency 1067system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29198.334088 # average WriteReq mshr miss latency 1068system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29198.334088 # average WriteReq mshr miss latency 1069system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18774.342550 # average overall mshr miss latency 1070system.cpu.dcache.demand_avg_mshr_miss_latency::total 18774.342550 # average overall mshr miss latency 1071system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18774.342550 # average overall mshr miss latency 1072system.cpu.dcache.overall_avg_mshr_miss_latency::total 18774.342550 # average overall mshr miss latency 1073system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1074 1075---------- End Simulation Statistics ---------- 1076