stats.txt revision 11860
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 51.818011 # Number of seconds simulated 4sim_ticks 51818010617500 # Number of ticks simulated 5final_tick 51818010617500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 1170120 # Simulator instruction rate (inst/s) 8host_op_rate 1392764 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 73119251351 # Simulator tick rate (ticks/s) 10host_mem_usage 679172 # Number of bytes of host memory used 11host_seconds 708.68 # Real time elapsed on the host 12sim_insts 829238196 # Number of instructions simulated 13sim_ops 987021276 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 17system.physmem.bytes_read::cpu.dtb.walker 290880 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu.itb.walker 276800 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu.inst 5155828 # Number of bytes read from this memory 20system.physmem.bytes_read::cpu.data 53423624 # Number of bytes read from this memory 21system.physmem.bytes_read::realview.ide 392768 # Number of bytes read from this memory 22system.physmem.bytes_read::total 59539900 # Number of bytes read from this memory 23system.physmem.bytes_inst_read::cpu.inst 5155828 # Number of instructions bytes read from this memory 24system.physmem.bytes_inst_read::total 5155828 # Number of instructions bytes read from this memory 25system.physmem.bytes_written::writebacks 81086784 # Number of bytes written to this memory 26system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory 27system.physmem.bytes_written::total 81107364 # Number of bytes written to this memory 28system.physmem.num_reads::cpu.dtb.walker 4545 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu.itb.walker 4325 # Number of read requests responded to by this memory 30system.physmem.num_reads::cpu.inst 84967 # Number of read requests responded to by this memory 31system.physmem.num_reads::cpu.data 834757 # Number of read requests responded to by this memory 32system.physmem.num_reads::realview.ide 6137 # Number of read requests responded to by this memory 33system.physmem.num_reads::total 934731 # Number of read requests responded to by this memory 34system.physmem.num_writes::writebacks 1266981 # Number of write requests responded to by this memory 35system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory 36system.physmem.num_writes::total 1269554 # Number of write requests responded to by this memory 37system.physmem.bw_read::cpu.dtb.walker 5613 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu.itb.walker 5342 # Total read bandwidth from this memory (bytes/s) 39system.physmem.bw_read::cpu.inst 99499 # Total read bandwidth from this memory (bytes/s) 40system.physmem.bw_read::cpu.data 1030986 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::realview.ide 7580 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_read::total 1149019 # Total read bandwidth from this memory (bytes/s) 43system.physmem.bw_inst_read::cpu.inst 99499 # Instruction read bandwidth from this memory (bytes/s) 44system.physmem.bw_inst_read::total 99499 # Instruction read bandwidth from this memory (bytes/s) 45system.physmem.bw_write::writebacks 1564838 # Write bandwidth from this memory (bytes/s) 46system.physmem.bw_write::cpu.data 397 # Write bandwidth from this memory (bytes/s) 47system.physmem.bw_write::total 1565235 # Write bandwidth from this memory (bytes/s) 48system.physmem.bw_total::writebacks 1564838 # Total bandwidth to/from this memory (bytes/s) 49system.physmem.bw_total::cpu.dtb.walker 5613 # Total bandwidth to/from this memory (bytes/s) 50system.physmem.bw_total::cpu.itb.walker 5342 # Total bandwidth to/from this memory (bytes/s) 51system.physmem.bw_total::cpu.inst 99499 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::cpu.data 1031383 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::realview.ide 7580 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.bw_total::total 2714254 # Total bandwidth to/from this memory (bytes/s) 55system.physmem.readReqs 934731 # Number of read requests accepted 56system.physmem.writeReqs 1269554 # Number of write requests accepted 57system.physmem.readBursts 934731 # Number of DRAM read bursts, including those serviced by the write queue 58system.physmem.writeBursts 1269554 # Number of DRAM write bursts, including those merged in the write queue 59system.physmem.bytesReadDRAM 59774080 # Total number of bytes read from DRAM 60system.physmem.bytesReadWrQ 48704 # Total number of bytes read from write queue 61system.physmem.bytesWritten 81104832 # Total number of bytes written to DRAM 62system.physmem.bytesReadSys 59539900 # Total read bytes from the system interface side 63system.physmem.bytesWrittenSys 81107364 # Total written bytes from the system interface side 64system.physmem.servicedByWrQ 761 # Number of DRAM read bursts serviced by the write queue 65system.physmem.mergedWrBursts 2263 # Number of DRAM write bursts merged with an existing one 66system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 67system.physmem.perBankRdBursts::0 59992 # Per bank write bursts 68system.physmem.perBankRdBursts::1 60310 # Per bank write bursts 69system.physmem.perBankRdBursts::2 57698 # Per bank write bursts 70system.physmem.perBankRdBursts::3 58037 # Per bank write bursts 71system.physmem.perBankRdBursts::4 57948 # Per bank write bursts 72system.physmem.perBankRdBursts::5 67620 # Per bank write bursts 73system.physmem.perBankRdBursts::6 56261 # Per bank write bursts 74system.physmem.perBankRdBursts::7 53370 # Per bank write bursts 75system.physmem.perBankRdBursts::8 54837 # Per bank write bursts 76system.physmem.perBankRdBursts::9 66514 # Per bank write bursts 77system.physmem.perBankRdBursts::10 61956 # Per bank write bursts 78system.physmem.perBankRdBursts::11 59662 # Per bank write bursts 79system.physmem.perBankRdBursts::12 55006 # Per bank write bursts 80system.physmem.perBankRdBursts::13 54479 # Per bank write bursts 81system.physmem.perBankRdBursts::14 55622 # Per bank write bursts 82system.physmem.perBankRdBursts::15 54658 # Per bank write bursts 83system.physmem.perBankWrBursts::0 77492 # Per bank write bursts 84system.physmem.perBankWrBursts::1 79625 # Per bank write bursts 85system.physmem.perBankWrBursts::2 80003 # Per bank write bursts 86system.physmem.perBankWrBursts::3 79967 # Per bank write bursts 87system.physmem.perBankWrBursts::4 79681 # Per bank write bursts 88system.physmem.perBankWrBursts::5 86821 # Per bank write bursts 89system.physmem.perBankWrBursts::6 77332 # Per bank write bursts 90system.physmem.perBankWrBursts::7 76109 # Per bank write bursts 91system.physmem.perBankWrBursts::8 76222 # Per bank write bursts 92system.physmem.perBankWrBursts::9 83393 # Per bank write bursts 93system.physmem.perBankWrBursts::10 81152 # Per bank write bursts 94system.physmem.perBankWrBursts::11 79739 # Per bank write bursts 95system.physmem.perBankWrBursts::12 76657 # Per bank write bursts 96system.physmem.perBankWrBursts::13 78391 # Per bank write bursts 97system.physmem.perBankWrBursts::14 77174 # Per bank write bursts 98system.physmem.perBankWrBursts::15 77505 # Per bank write bursts 99system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 100system.physmem.numWrRetry 469 # Number of times write queue was full causing retry 101system.physmem.totGap 51818007690500 # Total gap between requests 102system.physmem.readPktSize::0 0 # Read request sizes (log2) 103system.physmem.readPktSize::1 0 # Read request sizes (log2) 104system.physmem.readPktSize::2 4701 # Read request sizes (log2) 105system.physmem.readPktSize::3 13 # Read request sizes (log2) 106system.physmem.readPktSize::4 2 # Read request sizes (log2) 107system.physmem.readPktSize::5 0 # Read request sizes (log2) 108system.physmem.readPktSize::6 930015 # Read request sizes (log2) 109system.physmem.writePktSize::0 0 # Write request sizes (log2) 110system.physmem.writePktSize::1 0 # Write request sizes (log2) 111system.physmem.writePktSize::2 1 # Write request sizes (log2) 112system.physmem.writePktSize::3 2572 # Write request sizes (log2) 113system.physmem.writePktSize::4 0 # Write request sizes (log2) 114system.physmem.writePktSize::5 0 # Write request sizes (log2) 115system.physmem.writePktSize::6 1266981 # Write request sizes (log2) 116system.physmem.rdQLenPdf::0 899250 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::1 28995 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::2 547 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::3 324 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::4 456 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::5 433 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::6 578 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::7 464 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::8 936 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::9 574 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::10 276 # What read queue length does an incoming req see 127system.physmem.rdQLenPdf::11 255 # What read queue length does an incoming req see 128system.physmem.rdQLenPdf::12 182 # What read queue length does an incoming req see 129system.physmem.rdQLenPdf::13 140 # What read queue length does an incoming req see 130system.physmem.rdQLenPdf::14 117 # What read queue length does an incoming req see 131system.physmem.rdQLenPdf::15 101 # What read queue length does an incoming req see 132system.physmem.rdQLenPdf::16 94 # What read queue length does an incoming req see 133system.physmem.rdQLenPdf::17 89 # What read queue length does an incoming req see 134system.physmem.rdQLenPdf::18 80 # What read queue length does an incoming req see 135system.physmem.rdQLenPdf::19 70 # What read queue length does an incoming req see 136system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see 137system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 138system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 139system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 140system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 141system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 142system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 143system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 144system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 145system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 146system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 147system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 148system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::15 32926 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::16 37724 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::17 68102 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::18 72474 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::19 75844 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::20 72834 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::21 71244 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::22 73203 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::23 75560 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::24 73943 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::25 77939 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::26 76725 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::27 72934 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::28 71213 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::29 72289 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::30 71241 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::31 69956 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::32 69529 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::33 2492 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::34 1882 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::35 1648 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::36 1372 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::37 1160 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::38 1159 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::39 1043 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::40 900 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::41 849 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::42 867 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::43 799 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::44 917 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::45 690 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::46 711 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::47 685 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::48 719 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::49 1012 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::50 811 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::51 743 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::52 764 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::53 631 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::54 652 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::55 702 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::56 1158 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::57 949 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::58 670 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::59 1096 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::60 1457 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::61 1424 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::62 599 # What write queue length does an incoming req see 211system.physmem.wrQLenPdf::63 1035 # What write queue length does an incoming req see 212system.physmem.bytesPerActivate::samples 576881 # Bytes accessed per row activation 213system.physmem.bytesPerActivate::mean 244.207370 # Bytes accessed per row activation 214system.physmem.bytesPerActivate::gmean 147.656879 # Bytes accessed per row activation 215system.physmem.bytesPerActivate::stdev 284.643014 # Bytes accessed per row activation 216system.physmem.bytesPerActivate::0-127 255111 44.22% 44.22% # Bytes accessed per row activation 217system.physmem.bytesPerActivate::128-255 152646 26.46% 70.68% # Bytes accessed per row activation 218system.physmem.bytesPerActivate::256-383 51224 8.88% 79.56% # Bytes accessed per row activation 219system.physmem.bytesPerActivate::384-511 27873 4.83% 84.39% # Bytes accessed per row activation 220system.physmem.bytesPerActivate::512-639 18823 3.26% 87.66% # Bytes accessed per row activation 221system.physmem.bytesPerActivate::640-767 12144 2.11% 89.76% # Bytes accessed per row activation 222system.physmem.bytesPerActivate::768-895 9162 1.59% 91.35% # Bytes accessed per row activation 223system.physmem.bytesPerActivate::896-1023 7710 1.34% 92.69% # Bytes accessed per row activation 224system.physmem.bytesPerActivate::1024-1151 42188 7.31% 100.00% # Bytes accessed per row activation 225system.physmem.bytesPerActivate::total 576881 # Bytes accessed per row activation 226system.physmem.rdPerTurnAround::samples 67805 # Reads before turning the bus around for writes 227system.physmem.rdPerTurnAround::mean 13.773807 # Reads before turning the bus around for writes 228system.physmem.rdPerTurnAround::stdev 23.890121 # Reads before turning the bus around for writes 229system.physmem.rdPerTurnAround::0-255 67793 99.98% 99.98% # Reads before turning the bus around for writes 230system.physmem.rdPerTurnAround::256-511 5 0.01% 99.99% # Reads before turning the bus around for writes 231system.physmem.rdPerTurnAround::512-767 3 0.00% 99.99% # Reads before turning the bus around for writes 232system.physmem.rdPerTurnAround::768-1023 2 0.00% 100.00% # Reads before turning the bus around for writes 233system.physmem.rdPerTurnAround::1536-1791 1 0.00% 100.00% # Reads before turning the bus around for writes 234system.physmem.rdPerTurnAround::5120-5375 1 0.00% 100.00% # Reads before turning the bus around for writes 235system.physmem.rdPerTurnAround::total 67805 # Reads before turning the bus around for writes 236system.physmem.wrPerTurnAround::samples 67805 # Writes before turning the bus around for reads 237system.physmem.wrPerTurnAround::mean 18.689816 # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::gmean 18.049494 # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::stdev 7.758455 # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::16-19 55088 81.24% 81.24% # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::20-23 9632 14.21% 95.45% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::24-27 629 0.93% 96.38% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::28-31 315 0.46% 96.84% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::32-35 880 1.30% 98.14% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::36-39 141 0.21% 98.35% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::40-43 113 0.17% 98.51% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::44-47 35 0.05% 98.57% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::48-51 64 0.09% 98.66% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::52-55 15 0.02% 98.68% # Writes before turning the bus around for reads 250system.physmem.wrPerTurnAround::56-59 17 0.03% 98.71% # Writes before turning the bus around for reads 251system.physmem.wrPerTurnAround::60-63 38 0.06% 98.76% # Writes before turning the bus around for reads 252system.physmem.wrPerTurnAround::64-67 506 0.75% 99.51% # Writes before turning the bus around for reads 253system.physmem.wrPerTurnAround::68-71 74 0.11% 99.62% # Writes before turning the bus around for reads 254system.physmem.wrPerTurnAround::72-75 50 0.07% 99.69% # Writes before turning the bus around for reads 255system.physmem.wrPerTurnAround::76-79 77 0.11% 99.81% # Writes before turning the bus around for reads 256system.physmem.wrPerTurnAround::80-83 34 0.05% 99.86% # Writes before turning the bus around for reads 257system.physmem.wrPerTurnAround::84-87 3 0.00% 99.86% # Writes before turning the bus around for reads 258system.physmem.wrPerTurnAround::92-95 1 0.00% 99.86% # Writes before turning the bus around for reads 259system.physmem.wrPerTurnAround::96-99 7 0.01% 99.87% # Writes before turning the bus around for reads 260system.physmem.wrPerTurnAround::100-103 1 0.00% 99.87% # Writes before turning the bus around for reads 261system.physmem.wrPerTurnAround::104-107 1 0.00% 99.88% # Writes before turning the bus around for reads 262system.physmem.wrPerTurnAround::108-111 13 0.02% 99.90% # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::112-115 3 0.00% 99.90% # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::116-119 1 0.00% 99.90% # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::120-123 4 0.01% 99.91% # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::124-127 3 0.00% 99.91% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::128-131 19 0.03% 99.94% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::132-135 9 0.01% 99.95% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::136-139 2 0.00% 99.96% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::140-143 6 0.01% 99.96% # Writes before turning the bus around for reads 271system.physmem.wrPerTurnAround::144-147 3 0.00% 99.97% # Writes before turning the bus around for reads 272system.physmem.wrPerTurnAround::152-155 1 0.00% 99.97% # Writes before turning the bus around for reads 273system.physmem.wrPerTurnAround::156-159 1 0.00% 99.97% # Writes before turning the bus around for reads 274system.physmem.wrPerTurnAround::160-163 1 0.00% 99.97% # Writes before turning the bus around for reads 275system.physmem.wrPerTurnAround::172-175 3 0.00% 99.98% # Writes before turning the bus around for reads 276system.physmem.wrPerTurnAround::176-179 1 0.00% 99.98% # Writes before turning the bus around for reads 277system.physmem.wrPerTurnAround::180-183 2 0.00% 99.98% # Writes before turning the bus around for reads 278system.physmem.wrPerTurnAround::184-187 1 0.00% 99.98% # Writes before turning the bus around for reads 279system.physmem.wrPerTurnAround::188-191 4 0.01% 99.99% # Writes before turning the bus around for reads 280system.physmem.wrPerTurnAround::192-195 3 0.00% 99.99% # Writes before turning the bus around for reads 281system.physmem.wrPerTurnAround::196-199 2 0.00% 100.00% # Writes before turning the bus around for reads 282system.physmem.wrPerTurnAround::204-207 1 0.00% 100.00% # Writes before turning the bus around for reads 283system.physmem.wrPerTurnAround::232-235 1 0.00% 100.00% # Writes before turning the bus around for reads 284system.physmem.wrPerTurnAround::total 67805 # Writes before turning the bus around for reads 285system.physmem.totQLat 32840058772 # Total ticks spent queuing 286system.physmem.totMemAccLat 50351996272 # Total ticks spent from burst creation until serviced by the DRAM 287system.physmem.totBusLat 4669850000 # Total ticks spent in databus transfers 288system.physmem.avgQLat 35161.79 # Average queueing delay per DRAM burst 289system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 290system.physmem.avgMemAccLat 53911.79 # Average memory access latency per DRAM burst 291system.physmem.avgRdBW 1.15 # Average DRAM read bandwidth in MiByte/s 292system.physmem.avgWrBW 1.57 # Average achieved write bandwidth in MiByte/s 293system.physmem.avgRdBWSys 1.15 # Average system read bandwidth in MiByte/s 294system.physmem.avgWrBWSys 1.57 # Average system write bandwidth in MiByte/s 295system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 296system.physmem.busUtil 0.02 # Data bus utilization in percentage 297system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 298system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 299system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing 300system.physmem.avgWrQLen 24.94 # Average write queue length when enqueuing 301system.physmem.readRowHits 700734 # Number of row buffer hits during reads 302system.physmem.writeRowHits 923617 # Number of row buffer hits during writes 303system.physmem.readRowHitRate 75.03 # Row buffer hit rate for reads 304system.physmem.writeRowHitRate 72.88 # Row buffer hit rate for writes 305system.physmem.avgGap 23507852.97 # Average gap between requests 306system.physmem.pageHitRate 73.79 # Row buffer hit rate, read and write combined 307system.physmem_0.actEnergy 2121758100 # Energy for activate commands per rank (pJ) 308system.physmem_0.preEnergy 1127741175 # Energy for precharge commands per rank (pJ) 309system.physmem_0.readEnergy 3364625040 # Energy for read commands per rank (pJ) 310system.physmem_0.writeEnergy 3325296600 # Energy for write commands per rank (pJ) 311system.physmem_0.refreshEnergy 53356283760.000015 # Energy for refresh commands per rank (pJ) 312system.physmem_0.actBackEnergy 43527513060 # Energy for active background per rank (pJ) 313system.physmem_0.preBackEnergy 3305473920 # Energy for precharge background per rank (pJ) 314system.physmem_0.actPowerDownEnergy 105977484840 # Energy for active power-down per rank (pJ) 315system.physmem_0.prePowerDownEnergy 78284868000 # Energy for precharge power-down per rank (pJ) 316system.physmem_0.selfRefreshEnergy 12316974110865 # Energy for self refresh per rank (pJ) 317system.physmem_0.totalEnergy 12611384893410 # Total energy per rank (pJ) 318system.physmem_0.averagePower 243.378407 # Core power per rank (mW) 319system.physmem_0.totalIdleTime 51713320513020 # Total Idle time Per DRAM Rank 320system.physmem_0.memoryStateTime::IDLE 6156853750 # Time in different power states 321system.physmem_0.memoryStateTime::REF 22684760000 # Time in different power states 322system.physmem_0.memoryStateTime::SREF 51277629948750 # Time in different power states 323system.physmem_0.memoryStateTime::PRE_PDN 203866794298 # Time in different power states 324system.physmem_0.memoryStateTime::ACT 75265891230 # Time in different power states 325system.physmem_0.memoryStateTime::ACT_PDN 232406369472 # Time in different power states 326system.physmem_1.actEnergy 1997179380 # Energy for activate commands per rank (pJ) 327system.physmem_1.preEnergy 1061522220 # Energy for precharge commands per rank (pJ) 328system.physmem_1.readEnergy 3303920760 # Energy for read commands per rank (pJ) 329system.physmem_1.writeEnergy 3289816260 # Energy for write commands per rank (pJ) 330system.physmem_1.refreshEnergy 51035403120.000008 # Energy for refresh commands per rank (pJ) 331system.physmem_1.actBackEnergy 42719469090 # Energy for active background per rank (pJ) 332system.physmem_1.preBackEnergy 3040212960 # Energy for precharge background per rank (pJ) 333system.physmem_1.actPowerDownEnergy 99255699990 # Energy for active power-down per rank (pJ) 334system.physmem_1.prePowerDownEnergy 75177553440 # Energy for precharge power-down per rank (pJ) 335system.physmem_1.selfRefreshEnergy 12322732679115 # Energy for self refresh per rank (pJ) 336system.physmem_1.totalEnergy 12603635909925 # Total energy per rank (pJ) 337system.physmem_1.averagePower 243.228865 # Core power per rank (mW) 338system.physmem_1.totalIdleTime 51716360660558 # Total Idle time Per DRAM Rank 339system.physmem_1.memoryStateTime::IDLE 5564281492 # Time in different power states 340system.physmem_1.memoryStateTime::REF 21699622000 # Time in different power states 341system.physmem_1.memoryStateTime::SREF 51302919507000 # Time in different power states 342system.physmem_1.memoryStateTime::PRE_PDN 195774926499 # Time in different power states 343system.physmem_1.memoryStateTime::ACT 74386011700 # Time in different power states 344system.physmem_1.memoryStateTime::ACT_PDN 217666268809 # Time in different power states 345system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 346system.realview.nvmem.bytes_read::cpu.inst 96 # Number of bytes read from this memory 347system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory 348system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory 349system.realview.nvmem.bytes_inst_read::cpu.inst 96 # Number of instructions bytes read from this memory 350system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory 351system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory 352system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory 353system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory 354system.realview.nvmem.bw_read::cpu.inst 2 # Total read bandwidth from this memory (bytes/s) 355system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s) 356system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s) 357system.realview.nvmem.bw_inst_read::cpu.inst 2 # Instruction read bandwidth from this memory (bytes/s) 358system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s) 359system.realview.nvmem.bw_total::cpu.inst 2 # Total bandwidth to/from this memory (bytes/s) 360system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) 361system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s) 362system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 363system.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 364system.bridge.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 365system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 366system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 367system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 368system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. 369system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. 370system.cf0.dma_write_txs 1669 # Number of DMA write transactions. 371system.cpu_clk_domain.clock 500 # Clock period in ticks 372system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 373system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 374system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 375system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 376system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 377system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 378system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 379system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 380system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 381system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 382system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 383system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 384system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 385system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 386system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 387system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 388system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 389system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 390system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 391system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 392system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 393system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 394system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 395system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 396system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 397system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 398system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 399system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 400system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 401system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 402system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 403system.cpu.dtb.walker.walks 216211 # Table walker walks requested 404system.cpu.dtb.walker.walksLong 216211 # Table walker walks initiated with long descriptors 405system.cpu.dtb.walker.walksLongTerminationLevel::Level2 16346 # Level at which table walker walks with long descriptors terminate 406system.cpu.dtb.walker.walksLongTerminationLevel::Level3 167307 # Level at which table walker walks with long descriptors terminate 407system.cpu.dtb.walker.walksSquashedBefore 19 # Table walks squashed before starting 408system.cpu.dtb.walker.walkWaitTime::samples 216192 # Table walker wait (enqueue to first request) latency 409system.cpu.dtb.walker.walkWaitTime::mean 0.138766 # Table walker wait (enqueue to first request) latency 410system.cpu.dtb.walker.walkWaitTime::stdev 46.526694 # Table walker wait (enqueue to first request) latency 411system.cpu.dtb.walker.walkWaitTime::0-2047 216190 100.00% 100.00% # Table walker wait (enqueue to first request) latency 412system.cpu.dtb.walker.walkWaitTime::10240-12287 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 413system.cpu.dtb.walker.walkWaitTime::16384-18431 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 414system.cpu.dtb.walker.walkWaitTime::total 216192 # Table walker wait (enqueue to first request) latency 415system.cpu.dtb.walker.walkCompletionTime::samples 183672 # Table walker service (enqueue to completion) latency 416system.cpu.dtb.walker.walkCompletionTime::mean 24269.346988 # Table walker service (enqueue to completion) latency 417system.cpu.dtb.walker.walkCompletionTime::gmean 20148.872722 # Table walker service (enqueue to completion) latency 418system.cpu.dtb.walker.walkCompletionTime::stdev 20272.280127 # Table walker service (enqueue to completion) latency 419system.cpu.dtb.walker.walkCompletionTime::0-65535 181570 98.86% 98.86% # Table walker service (enqueue to completion) latency 420system.cpu.dtb.walker.walkCompletionTime::65536-131071 1738 0.95% 99.80% # Table walker service (enqueue to completion) latency 421system.cpu.dtb.walker.walkCompletionTime::131072-196607 90 0.05% 99.85% # Table walker service (enqueue to completion) latency 422system.cpu.dtb.walker.walkCompletionTime::196608-262143 74 0.04% 99.89% # Table walker service (enqueue to completion) latency 423system.cpu.dtb.walker.walkCompletionTime::262144-327679 86 0.05% 99.94% # Table walker service (enqueue to completion) latency 424system.cpu.dtb.walker.walkCompletionTime::327680-393215 33 0.02% 99.96% # Table walker service (enqueue to completion) latency 425system.cpu.dtb.walker.walkCompletionTime::393216-458751 8 0.00% 99.96% # Table walker service (enqueue to completion) latency 426system.cpu.dtb.walker.walkCompletionTime::458752-524287 8 0.00% 99.96% # Table walker service (enqueue to completion) latency 427system.cpu.dtb.walker.walkCompletionTime::524288-589823 1 0.00% 99.97% # Table walker service (enqueue to completion) latency 428system.cpu.dtb.walker.walkCompletionTime::589824-655359 59 0.03% 100.00% # Table walker service (enqueue to completion) latency 429system.cpu.dtb.walker.walkCompletionTime::655360-720895 3 0.00% 100.00% # Table walker service (enqueue to completion) latency 430system.cpu.dtb.walker.walkCompletionTime::720896-786431 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 431system.cpu.dtb.walker.walkCompletionTime::786432-851967 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 432system.cpu.dtb.walker.walkCompletionTime::total 183672 # Table walker service (enqueue to completion) latency 433system.cpu.dtb.walker.walksPending::samples 2036554556 # Table walker pending requests distribution 434system.cpu.dtb.walker.walksPending::mean 0.701695 # Table walker pending requests distribution 435system.cpu.dtb.walker.walksPending::stdev 0.457514 # Table walker pending requests distribution 436system.cpu.dtb.walker.walksPending::0 607514500 29.83% 29.83% # Table walker pending requests distribution 437system.cpu.dtb.walker.walksPending::1 1429040056 70.17% 100.00% # Table walker pending requests distribution 438system.cpu.dtb.walker.walksPending::total 2036554556 # Table walker pending requests distribution 439system.cpu.dtb.walker.walkPageSizes::4K 167308 91.10% 91.10% # Table walker page sizes translated 440system.cpu.dtb.walker.walkPageSizes::2M 16346 8.90% 100.00% # Table walker page sizes translated 441system.cpu.dtb.walker.walkPageSizes::total 183654 # Table walker page sizes translated 442system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 216211 # Table walker requests started/completed, data/inst 443system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 444system.cpu.dtb.walker.walkRequestOrigin_Requested::total 216211 # Table walker requests started/completed, data/inst 445system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 183654 # Table walker requests started/completed, data/inst 446system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 447system.cpu.dtb.walker.walkRequestOrigin_Completed::total 183654 # Table walker requests started/completed, data/inst 448system.cpu.dtb.walker.walkRequestOrigin::total 399865 # Table walker requests started/completed, data/inst 449system.cpu.dtb.inst_hits 0 # ITB inst hits 450system.cpu.dtb.inst_misses 0 # ITB inst misses 451system.cpu.dtb.read_hits 169128390 # DTB read hits 452system.cpu.dtb.read_misses 159496 # DTB read misses 453system.cpu.dtb.write_hits 153929844 # DTB write hits 454system.cpu.dtb.write_misses 56715 # DTB write misses 455system.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed 456system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 457system.cpu.dtb.flush_tlb_mva_asid 43399 # Number of times TLB was flushed by MVA & ASID 458system.cpu.dtb.flush_tlb_asid 1071 # Number of times TLB was flushed by ASID 459system.cpu.dtb.flush_entries 75955 # Number of entries that have been flushed from TLB 460system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 461system.cpu.dtb.prefetch_faults 8791 # Number of TLB faults due to prefetch 462system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 463system.cpu.dtb.perms_faults 20041 # Number of TLB faults due to permissions restrictions 464system.cpu.dtb.read_accesses 169287886 # DTB read accesses 465system.cpu.dtb.write_accesses 153986559 # DTB write accesses 466system.cpu.dtb.inst_accesses 0 # ITB inst accesses 467system.cpu.dtb.hits 323058234 # DTB hits 468system.cpu.dtb.misses 216211 # DTB misses 469system.cpu.dtb.accesses 323274445 # DTB accesses 470system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 471system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 472system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 473system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 474system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 475system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 476system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 477system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 478system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 479system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 480system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 481system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 482system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 483system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 484system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 485system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 486system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 487system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 488system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 489system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 490system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 491system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 492system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 493system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 494system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 495system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 496system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 497system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 498system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 499system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 500system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 501system.cpu.itb.walker.walks 123370 # Table walker walks requested 502system.cpu.itb.walker.walksLong 123370 # Table walker walks initiated with long descriptors 503system.cpu.itb.walker.walksLongTerminationLevel::Level2 1116 # Level at which table walker walks with long descriptors terminate 504system.cpu.itb.walker.walksLongTerminationLevel::Level3 111000 # Level at which table walker walks with long descriptors terminate 505system.cpu.itb.walker.walkWaitTime::samples 123370 # Table walker wait (enqueue to first request) latency 506system.cpu.itb.walker.walkWaitTime::0 123370 100.00% 100.00% # Table walker wait (enqueue to first request) latency 507system.cpu.itb.walker.walkWaitTime::total 123370 # Table walker wait (enqueue to first request) latency 508system.cpu.itb.walker.walkCompletionTime::samples 112116 # Table walker service (enqueue to completion) latency 509system.cpu.itb.walker.walkCompletionTime::mean 27477.773021 # Table walker service (enqueue to completion) latency 510system.cpu.itb.walker.walkCompletionTime::gmean 23151.580183 # Table walker service (enqueue to completion) latency 511system.cpu.itb.walker.walkCompletionTime::stdev 24996.246984 # Table walker service (enqueue to completion) latency 512system.cpu.itb.walker.walkCompletionTime::0-65535 109776 97.91% 97.91% # Table walker service (enqueue to completion) latency 513system.cpu.itb.walker.walkCompletionTime::65536-131071 1925 1.72% 99.63% # Table walker service (enqueue to completion) latency 514system.cpu.itb.walker.walkCompletionTime::131072-196607 106 0.09% 99.72% # Table walker service (enqueue to completion) latency 515system.cpu.itb.walker.walkCompletionTime::196608-262143 116 0.10% 99.83% # Table walker service (enqueue to completion) latency 516system.cpu.itb.walker.walkCompletionTime::262144-327679 77 0.07% 99.90% # Table walker service (enqueue to completion) latency 517system.cpu.itb.walker.walkCompletionTime::327680-393215 36 0.03% 99.93% # Table walker service (enqueue to completion) latency 518system.cpu.itb.walker.walkCompletionTime::393216-458751 3 0.00% 99.93% # Table walker service (enqueue to completion) latency 519system.cpu.itb.walker.walkCompletionTime::458752-524287 3 0.00% 99.93% # Table walker service (enqueue to completion) latency 520system.cpu.itb.walker.walkCompletionTime::589824-655359 73 0.07% 100.00% # Table walker service (enqueue to completion) latency 521system.cpu.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 522system.cpu.itb.walker.walkCompletionTime::total 112116 # Table walker service (enqueue to completion) latency 523system.cpu.itb.walker.walksPending::samples 523074000 # Table walker pending requests distribution 524system.cpu.itb.walker.walksPending::0 523074000 100.00% 100.00% # Table walker pending requests distribution 525system.cpu.itb.walker.walksPending::total 523074000 # Table walker pending requests distribution 526system.cpu.itb.walker.walkPageSizes::4K 111000 99.00% 99.00% # Table walker page sizes translated 527system.cpu.itb.walker.walkPageSizes::2M 1116 1.00% 100.00% # Table walker page sizes translated 528system.cpu.itb.walker.walkPageSizes::total 112116 # Table walker page sizes translated 529system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 530system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 123370 # Table walker requests started/completed, data/inst 531system.cpu.itb.walker.walkRequestOrigin_Requested::total 123370 # Table walker requests started/completed, data/inst 532system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 533system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 112116 # Table walker requests started/completed, data/inst 534system.cpu.itb.walker.walkRequestOrigin_Completed::total 112116 # Table walker requests started/completed, data/inst 535system.cpu.itb.walker.walkRequestOrigin::total 235486 # Table walker requests started/completed, data/inst 536system.cpu.itb.inst_hits 829831290 # ITB inst hits 537system.cpu.itb.inst_misses 123370 # ITB inst misses 538system.cpu.itb.read_hits 0 # DTB read hits 539system.cpu.itb.read_misses 0 # DTB read misses 540system.cpu.itb.write_hits 0 # DTB write hits 541system.cpu.itb.write_misses 0 # DTB write misses 542system.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed 543system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 544system.cpu.itb.flush_tlb_mva_asid 43399 # Number of times TLB was flushed by MVA & ASID 545system.cpu.itb.flush_tlb_asid 1071 # Number of times TLB was flushed by ASID 546system.cpu.itb.flush_entries 54054 # Number of entries that have been flushed from TLB 547system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 548system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 549system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 550system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 551system.cpu.itb.read_accesses 0 # DTB read accesses 552system.cpu.itb.write_accesses 0 # DTB write accesses 553system.cpu.itb.inst_accesses 829954660 # ITB inst accesses 554system.cpu.itb.hits 829831290 # DTB hits 555system.cpu.itb.misses 123370 # DTB misses 556system.cpu.itb.accesses 829954660 # DTB accesses 557system.cpu.numPwrStateTransitions 32736 # Number of power state transitions 558system.cpu.pwrStateClkGateDist::samples 16368 # Distribution of time spent in the clock gated state 559system.cpu.pwrStateClkGateDist::mean 3071765118.618646 # Distribution of time spent in the clock gated state 560system.cpu.pwrStateClkGateDist::stdev 59759289847.266548 # Distribution of time spent in the clock gated state 561system.cpu.pwrStateClkGateDist::underflows 7078 43.24% 43.24% # Distribution of time spent in the clock gated state 562system.cpu.pwrStateClkGateDist::1000-5e+10 9254 56.54% 99.78% # Distribution of time spent in the clock gated state 563system.cpu.pwrStateClkGateDist::5e+10-1e+11 6 0.04% 99.82% # Distribution of time spent in the clock gated state 564system.cpu.pwrStateClkGateDist::1e+11-1.5e+11 2 0.01% 99.83% # Distribution of time spent in the clock gated state 565system.cpu.pwrStateClkGateDist::1.5e+11-2e+11 2 0.01% 99.84% # Distribution of time spent in the clock gated state 566system.cpu.pwrStateClkGateDist::2e+11-2.5e+11 2 0.01% 99.85% # Distribution of time spent in the clock gated state 567system.cpu.pwrStateClkGateDist::2.5e+11-3e+11 1 0.01% 99.86% # Distribution of time spent in the clock gated state 568system.cpu.pwrStateClkGateDist::3e+11-3.5e+11 2 0.01% 99.87% # Distribution of time spent in the clock gated state 569system.cpu.pwrStateClkGateDist::5e+11-5.5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state 570system.cpu.pwrStateClkGateDist::7e+11-7.5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state 571system.cpu.pwrStateClkGateDist::7.5e+11-8e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state 572system.cpu.pwrStateClkGateDist::overflows 18 0.11% 100.00% # Distribution of time spent in the clock gated state 573system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state 574system.cpu.pwrStateClkGateDist::max_value 1988775098960 # Distribution of time spent in the clock gated state 575system.cpu.pwrStateClkGateDist::total 16368 # Distribution of time spent in the clock gated state 576system.cpu.pwrStateResidencyTicks::ON 1539359155950 # Cumulative time (in ticks) in various power states 577system.cpu.pwrStateResidencyTicks::CLK_GATED 50278651461550 # Cumulative time (in ticks) in various power states 578system.cpu.numCycles 103636021235 # number of cpu cycles simulated 579system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 580system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 581system.cpu.kern.inst.arm 0 # number of arm instructions executed 582system.cpu.kern.inst.quiesce 16368 # number of quiesce instructions executed 583system.cpu.committedInsts 829238196 # Number of instructions committed 584system.cpu.committedOps 987021276 # Number of ops (including micro ops) committed 585system.cpu.num_int_alu_accesses 918155469 # Number of integer alu accesses 586system.cpu.num_fp_alu_accesses 894809 # Number of float alu accesses 587system.cpu.num_func_calls 53301366 # number of times a function call or return occured 588system.cpu.num_conditional_control_insts 119804511 # number of instructions that are conditional controls 589system.cpu.num_int_insts 918155469 # number of integer instructions 590system.cpu.num_fp_insts 894809 # number of float instructions 591system.cpu.num_int_register_reads 1221916718 # number of times the integer registers were read 592system.cpu.num_int_register_writes 717363924 # number of times the integer registers were written 593system.cpu.num_fp_register_reads 1441242 # number of times the floating registers were read 594system.cpu.num_fp_register_writes 760964 # number of times the floating registers were written 595system.cpu.num_cc_register_reads 183477837 # number of times the CC registers were read 596system.cpu.num_cc_register_writes 182884399 # number of times the CC registers were written 597system.cpu.num_mem_refs 323042928 # number of memory refs 598system.cpu.num_load_insts 169122320 # Number of load instructions 599system.cpu.num_store_insts 153920608 # Number of store instructions 600system.cpu.num_idle_cycles 100557302923.098053 # Number of idle cycles 601system.cpu.num_busy_cycles 3078718311.901940 # Number of busy cycles 602system.cpu.not_idle_fraction 0.029707 # Percentage of non-idle cycles 603system.cpu.idle_fraction 0.970293 # Percentage of idle cycles 604system.cpu.Branches 183328759 # Number of branches fetched 605system.cpu.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction 606system.cpu.op_class::IntAlu 662135321 67.04% 67.04% # Class of executed instruction 607system.cpu.op_class::IntMult 2232133 0.23% 67.27% # Class of executed instruction 608system.cpu.op_class::IntDiv 98376 0.01% 67.28% # Class of executed instruction 609system.cpu.op_class::FloatAdd 8 0.00% 67.28% # Class of executed instruction 610system.cpu.op_class::FloatCmp 13 0.00% 67.28% # Class of executed instruction 611system.cpu.op_class::FloatCvt 21 0.00% 67.28% # Class of executed instruction 612system.cpu.op_class::FloatMult 0 0.00% 67.28% # Class of executed instruction 613system.cpu.op_class::FloatMultAcc 0 0.00% 67.28% # Class of executed instruction 614system.cpu.op_class::FloatDiv 0 0.00% 67.28% # Class of executed instruction 615system.cpu.op_class::FloatMisc 110293 0.01% 67.29% # Class of executed instruction 616system.cpu.op_class::FloatSqrt 0 0.00% 67.29% # Class of executed instruction 617system.cpu.op_class::SimdAdd 0 0.00% 67.29% # Class of executed instruction 618system.cpu.op_class::SimdAddAcc 0 0.00% 67.29% # Class of executed instruction 619system.cpu.op_class::SimdAlu 0 0.00% 67.29% # Class of executed instruction 620system.cpu.op_class::SimdCmp 0 0.00% 67.29% # Class of executed instruction 621system.cpu.op_class::SimdCvt 0 0.00% 67.29% # Class of executed instruction 622system.cpu.op_class::SimdMisc 0 0.00% 67.29% # Class of executed instruction 623system.cpu.op_class::SimdMult 0 0.00% 67.29% # Class of executed instruction 624system.cpu.op_class::SimdMultAcc 0 0.00% 67.29% # Class of executed instruction 625system.cpu.op_class::SimdShift 0 0.00% 67.29% # Class of executed instruction 626system.cpu.op_class::SimdShiftAcc 0 0.00% 67.29% # Class of executed instruction 627system.cpu.op_class::SimdSqrt 0 0.00% 67.29% # Class of executed instruction 628system.cpu.op_class::SimdFloatAdd 0 0.00% 67.29% # Class of executed instruction 629system.cpu.op_class::SimdFloatAlu 0 0.00% 67.29% # Class of executed instruction 630system.cpu.op_class::SimdFloatCmp 0 0.00% 67.29% # Class of executed instruction 631system.cpu.op_class::SimdFloatCvt 0 0.00% 67.29% # Class of executed instruction 632system.cpu.op_class::SimdFloatDiv 0 0.00% 67.29% # Class of executed instruction 633system.cpu.op_class::SimdFloatMisc 0 0.00% 67.29% # Class of executed instruction 634system.cpu.op_class::SimdFloatMult 0 0.00% 67.29% # Class of executed instruction 635system.cpu.op_class::SimdFloatMultAcc 0 0.00% 67.29% # Class of executed instruction 636system.cpu.op_class::SimdFloatSqrt 0 0.00% 67.29% # Class of executed instruction 637system.cpu.op_class::MemRead 169008582 17.11% 84.40% # Class of executed instruction 638system.cpu.op_class::MemWrite 153249872 15.52% 99.92% # Class of executed instruction 639system.cpu.op_class::FloatMemRead 113738 0.01% 99.93% # Class of executed instruction 640system.cpu.op_class::FloatMemWrite 670736 0.07% 100.00% # Class of executed instruction 641system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction 642system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction 643system.cpu.op_class::total 987619094 # Class of executed instruction 644system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 645system.cpu.dcache.tags.replacements 10318810 # number of replacements 646system.cpu.dcache.tags.tagsinuse 511.994503 # Cycle average of tags in use 647system.cpu.dcache.tags.total_refs 312537175 # Total number of references to valid blocks. 648system.cpu.dcache.tags.sampled_refs 10319322 # Sample count of references to valid blocks. 649system.cpu.dcache.tags.avg_refs 30.286600 # Average number of references to valid blocks. 650system.cpu.dcache.tags.warmup_cycle 585910500 # Cycle when the warmup percentage was hit. 651system.cpu.dcache.tags.occ_blocks::cpu.data 511.994503 # Average occupied blocks per requestor 652system.cpu.dcache.tags.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy 653system.cpu.dcache.tags.occ_percent::total 0.999989 # Average percentage of cache occupancy 654system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 655system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id 656system.cpu.dcache.tags.age_task_id_blocks_1024::1 407 # Occupied blocks per task id 657system.cpu.dcache.tags.age_task_id_blocks_1024::2 59 # Occupied blocks per task id 658system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id 659system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 660system.cpu.dcache.tags.tag_accesses 1302212841 # Number of tag accesses 661system.cpu.dcache.tags.data_accesses 1302212841 # Number of data accesses 662system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 663system.cpu.dcache.ReadReq_hits::cpu.data 157972571 # number of ReadReq hits 664system.cpu.dcache.ReadReq_hits::total 157972571 # number of ReadReq hits 665system.cpu.dcache.WriteReq_hits::cpu.data 146050984 # number of WriteReq hits 666system.cpu.dcache.WriteReq_hits::total 146050984 # number of WriteReq hits 667system.cpu.dcache.SoftPFReq_hits::cpu.data 397864 # number of SoftPFReq hits 668system.cpu.dcache.SoftPFReq_hits::total 397864 # number of SoftPFReq hits 669system.cpu.dcache.WriteLineReq_hits::cpu.data 335205 # number of WriteLineReq hits 670system.cpu.dcache.WriteLineReq_hits::total 335205 # number of WriteLineReq hits 671system.cpu.dcache.LoadLockedReq_hits::cpu.data 3722931 # number of LoadLockedReq hits 672system.cpu.dcache.LoadLockedReq_hits::total 3722931 # number of LoadLockedReq hits 673system.cpu.dcache.StoreCondReq_hits::cpu.data 4027066 # number of StoreCondReq hits 674system.cpu.dcache.StoreCondReq_hits::total 4027066 # number of StoreCondReq hits 675system.cpu.dcache.demand_hits::cpu.data 304358760 # number of demand (read+write) hits 676system.cpu.dcache.demand_hits::total 304358760 # number of demand (read+write) hits 677system.cpu.dcache.overall_hits::cpu.data 304756624 # number of overall hits 678system.cpu.dcache.overall_hits::total 304756624 # number of overall hits 679system.cpu.dcache.ReadReq_misses::cpu.data 5371907 # number of ReadReq misses 680system.cpu.dcache.ReadReq_misses::total 5371907 # number of ReadReq misses 681system.cpu.dcache.WriteReq_misses::cpu.data 2231014 # number of WriteReq misses 682system.cpu.dcache.WriteReq_misses::total 2231014 # number of WriteReq misses 683system.cpu.dcache.SoftPFReq_misses::cpu.data 1323692 # number of SoftPFReq misses 684system.cpu.dcache.SoftPFReq_misses::total 1323692 # number of SoftPFReq misses 685system.cpu.dcache.WriteLineReq_misses::cpu.data 1234314 # number of WriteLineReq misses 686system.cpu.dcache.WriteLineReq_misses::total 1234314 # number of WriteLineReq misses 687system.cpu.dcache.LoadLockedReq_misses::cpu.data 305825 # number of LoadLockedReq misses 688system.cpu.dcache.LoadLockedReq_misses::total 305825 # number of LoadLockedReq misses 689system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses 690system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses 691system.cpu.dcache.demand_misses::cpu.data 8837235 # number of demand (read+write) misses 692system.cpu.dcache.demand_misses::total 8837235 # number of demand (read+write) misses 693system.cpu.dcache.overall_misses::cpu.data 10160927 # number of overall misses 694system.cpu.dcache.overall_misses::total 10160927 # number of overall misses 695system.cpu.dcache.ReadReq_miss_latency::cpu.data 92847463000 # number of ReadReq miss cycles 696system.cpu.dcache.ReadReq_miss_latency::total 92847463000 # number of ReadReq miss cycles 697system.cpu.dcache.WriteReq_miss_latency::cpu.data 76601172000 # number of WriteReq miss cycles 698system.cpu.dcache.WriteReq_miss_latency::total 76601172000 # number of WriteReq miss cycles 699system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 25428557000 # number of WriteLineReq miss cycles 700system.cpu.dcache.WriteLineReq_miss_latency::total 25428557000 # number of WriteLineReq miss cycles 701system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 4806019500 # number of LoadLockedReq miss cycles 702system.cpu.dcache.LoadLockedReq_miss_latency::total 4806019500 # number of LoadLockedReq miss cycles 703system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 83000 # number of StoreCondReq miss cycles 704system.cpu.dcache.StoreCondReq_miss_latency::total 83000 # number of StoreCondReq miss cycles 705system.cpu.dcache.demand_miss_latency::cpu.data 194877192000 # number of demand (read+write) miss cycles 706system.cpu.dcache.demand_miss_latency::total 194877192000 # number of demand (read+write) miss cycles 707system.cpu.dcache.overall_miss_latency::cpu.data 194877192000 # number of overall miss cycles 708system.cpu.dcache.overall_miss_latency::total 194877192000 # number of overall miss cycles 709system.cpu.dcache.ReadReq_accesses::cpu.data 163344478 # number of ReadReq accesses(hits+misses) 710system.cpu.dcache.ReadReq_accesses::total 163344478 # number of ReadReq accesses(hits+misses) 711system.cpu.dcache.WriteReq_accesses::cpu.data 148281998 # number of WriteReq accesses(hits+misses) 712system.cpu.dcache.WriteReq_accesses::total 148281998 # number of WriteReq accesses(hits+misses) 713system.cpu.dcache.SoftPFReq_accesses::cpu.data 1721556 # number of SoftPFReq accesses(hits+misses) 714system.cpu.dcache.SoftPFReq_accesses::total 1721556 # number of SoftPFReq accesses(hits+misses) 715system.cpu.dcache.WriteLineReq_accesses::cpu.data 1569519 # number of WriteLineReq accesses(hits+misses) 716system.cpu.dcache.WriteLineReq_accesses::total 1569519 # number of WriteLineReq accesses(hits+misses) 717system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4028756 # number of LoadLockedReq accesses(hits+misses) 718system.cpu.dcache.LoadLockedReq_accesses::total 4028756 # number of LoadLockedReq accesses(hits+misses) 719system.cpu.dcache.StoreCondReq_accesses::cpu.data 4027067 # number of StoreCondReq accesses(hits+misses) 720system.cpu.dcache.StoreCondReq_accesses::total 4027067 # number of StoreCondReq accesses(hits+misses) 721system.cpu.dcache.demand_accesses::cpu.data 313195995 # number of demand (read+write) accesses 722system.cpu.dcache.demand_accesses::total 313195995 # number of demand (read+write) accesses 723system.cpu.dcache.overall_accesses::cpu.data 314917551 # number of overall (read+write) accesses 724system.cpu.dcache.overall_accesses::total 314917551 # number of overall (read+write) accesses 725system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.032887 # miss rate for ReadReq accesses 726system.cpu.dcache.ReadReq_miss_rate::total 0.032887 # miss rate for ReadReq accesses 727system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.015046 # miss rate for WriteReq accesses 728system.cpu.dcache.WriteReq_miss_rate::total 0.015046 # miss rate for WriteReq accesses 729system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.768893 # miss rate for SoftPFReq accesses 730system.cpu.dcache.SoftPFReq_miss_rate::total 0.768893 # miss rate for SoftPFReq accesses 731system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.786428 # miss rate for WriteLineReq accesses 732system.cpu.dcache.WriteLineReq_miss_rate::total 0.786428 # miss rate for WriteLineReq accesses 733system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.075911 # miss rate for LoadLockedReq accesses 734system.cpu.dcache.LoadLockedReq_miss_rate::total 0.075911 # miss rate for LoadLockedReq accesses 735system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000000 # miss rate for StoreCondReq accesses 736system.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses 737system.cpu.dcache.demand_miss_rate::cpu.data 0.028216 # miss rate for demand accesses 738system.cpu.dcache.demand_miss_rate::total 0.028216 # miss rate for demand accesses 739system.cpu.dcache.overall_miss_rate::cpu.data 0.032265 # miss rate for overall accesses 740system.cpu.dcache.overall_miss_rate::total 0.032265 # miss rate for overall accesses 741system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17283.892480 # average ReadReq miss latency 742system.cpu.dcache.ReadReq_avg_miss_latency::total 17283.892480 # average ReadReq miss latency 743system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34334.689070 # average WriteReq miss latency 744system.cpu.dcache.WriteReq_avg_miss_latency::total 34334.689070 # average WriteReq miss latency 745system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 20601.368047 # average WriteLineReq miss latency 746system.cpu.dcache.WriteLineReq_avg_miss_latency::total 20601.368047 # average WriteLineReq miss latency 747system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15714.933377 # average LoadLockedReq miss latency 748system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15714.933377 # average LoadLockedReq miss latency 749system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 83000 # average StoreCondReq miss latency 750system.cpu.dcache.StoreCondReq_avg_miss_latency::total 83000 # average StoreCondReq miss latency 751system.cpu.dcache.demand_avg_miss_latency::cpu.data 22051.828655 # average overall miss latency 752system.cpu.dcache.demand_avg_miss_latency::total 22051.828655 # average overall miss latency 753system.cpu.dcache.overall_avg_miss_latency::cpu.data 19179.076082 # average overall miss latency 754system.cpu.dcache.overall_avg_miss_latency::total 19179.076082 # average overall miss latency 755system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 756system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 757system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 758system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 759system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 760system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 761system.cpu.dcache.writebacks::writebacks 7954497 # number of writebacks 762system.cpu.dcache.writebacks::total 7954497 # number of writebacks 763system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22835 # number of ReadReq MSHR hits 764system.cpu.dcache.ReadReq_mshr_hits::total 22835 # number of ReadReq MSHR hits 765system.cpu.dcache.WriteReq_mshr_hits::cpu.data 21214 # number of WriteReq MSHR hits 766system.cpu.dcache.WriteReq_mshr_hits::total 21214 # number of WriteReq MSHR hits 767system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 72449 # number of LoadLockedReq MSHR hits 768system.cpu.dcache.LoadLockedReq_mshr_hits::total 72449 # number of LoadLockedReq MSHR hits 769system.cpu.dcache.demand_mshr_hits::cpu.data 44049 # number of demand (read+write) MSHR hits 770system.cpu.dcache.demand_mshr_hits::total 44049 # number of demand (read+write) MSHR hits 771system.cpu.dcache.overall_mshr_hits::cpu.data 44049 # number of overall MSHR hits 772system.cpu.dcache.overall_mshr_hits::total 44049 # number of overall MSHR hits 773system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5349072 # number of ReadReq MSHR misses 774system.cpu.dcache.ReadReq_mshr_misses::total 5349072 # number of ReadReq MSHR misses 775system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2209800 # number of WriteReq MSHR misses 776system.cpu.dcache.WriteReq_mshr_misses::total 2209800 # number of WriteReq MSHR misses 777system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1323336 # number of SoftPFReq MSHR misses 778system.cpu.dcache.SoftPFReq_mshr_misses::total 1323336 # number of SoftPFReq MSHR misses 779system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1234314 # number of WriteLineReq MSHR misses 780system.cpu.dcache.WriteLineReq_mshr_misses::total 1234314 # number of WriteLineReq MSHR misses 781system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 233376 # number of LoadLockedReq MSHR misses 782system.cpu.dcache.LoadLockedReq_mshr_misses::total 233376 # number of LoadLockedReq MSHR misses 783system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 1 # number of StoreCondReq MSHR misses 784system.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses 785system.cpu.dcache.demand_mshr_misses::cpu.data 8793186 # number of demand (read+write) MSHR misses 786system.cpu.dcache.demand_mshr_misses::total 8793186 # number of demand (read+write) MSHR misses 787system.cpu.dcache.overall_mshr_misses::cpu.data 10116522 # number of overall MSHR misses 788system.cpu.dcache.overall_mshr_misses::total 10116522 # number of overall MSHR misses 789system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33620 # number of ReadReq MSHR uncacheable 790system.cpu.dcache.ReadReq_mshr_uncacheable::total 33620 # number of ReadReq MSHR uncacheable 791system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33624 # number of WriteReq MSHR uncacheable 792system.cpu.dcache.WriteReq_mshr_uncacheable::total 33624 # number of WriteReq MSHR uncacheable 793system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67244 # number of overall MSHR uncacheable misses 794system.cpu.dcache.overall_mshr_uncacheable_misses::total 67244 # number of overall MSHR uncacheable misses 795system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 86573126000 # number of ReadReq MSHR miss cycles 796system.cpu.dcache.ReadReq_mshr_miss_latency::total 86573126000 # number of ReadReq MSHR miss cycles 797system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 73656101500 # number of WriteReq MSHR miss cycles 798system.cpu.dcache.WriteReq_mshr_miss_latency::total 73656101500 # number of WriteReq MSHR miss cycles 799system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 23406113500 # number of SoftPFReq MSHR miss cycles 800system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 23406113500 # number of SoftPFReq MSHR miss cycles 801system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 24194243000 # number of WriteLineReq MSHR miss cycles 802system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 24194243000 # number of WriteLineReq MSHR miss cycles 803system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3299673500 # number of LoadLockedReq MSHR miss cycles 804system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3299673500 # number of LoadLockedReq MSHR miss cycles 805system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 82000 # number of StoreCondReq MSHR miss cycles 806system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 82000 # number of StoreCondReq MSHR miss cycles 807system.cpu.dcache.demand_mshr_miss_latency::cpu.data 184423470500 # number of demand (read+write) MSHR miss cycles 808system.cpu.dcache.demand_mshr_miss_latency::total 184423470500 # number of demand (read+write) MSHR miss cycles 809system.cpu.dcache.overall_mshr_miss_latency::cpu.data 207829584000 # number of overall MSHR miss cycles 810system.cpu.dcache.overall_mshr_miss_latency::total 207829584000 # number of overall MSHR miss cycles 811system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6212445000 # number of ReadReq MSHR uncacheable cycles 812system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6212445000 # number of ReadReq MSHR uncacheable cycles 813system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 6212445000 # number of overall MSHR uncacheable cycles 814system.cpu.dcache.overall_mshr_uncacheable_latency::total 6212445000 # number of overall MSHR uncacheable cycles 815system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032747 # mshr miss rate for ReadReq accesses 816system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032747 # mshr miss rate for ReadReq accesses 817system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014903 # mshr miss rate for WriteReq accesses 818system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014903 # mshr miss rate for WriteReq accesses 819system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.768686 # mshr miss rate for SoftPFReq accesses 820system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.768686 # mshr miss rate for SoftPFReq accesses 821system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.786428 # mshr miss rate for WriteLineReq accesses 822system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.786428 # mshr miss rate for WriteLineReq accesses 823system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.057928 # mshr miss rate for LoadLockedReq accesses 824system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.057928 # mshr miss rate for LoadLockedReq accesses 825system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000000 # mshr miss rate for StoreCondReq accesses 826system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000000 # mshr miss rate for StoreCondReq accesses 827system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028076 # mshr miss rate for demand accesses 828system.cpu.dcache.demand_mshr_miss_rate::total 0.028076 # mshr miss rate for demand accesses 829system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032124 # mshr miss rate for overall accesses 830system.cpu.dcache.overall_mshr_miss_rate::total 0.032124 # mshr miss rate for overall accesses 831system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16184.700075 # average ReadReq mshr miss latency 832system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16184.700075 # average ReadReq mshr miss latency 833system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33331.569147 # average WriteReq mshr miss latency 834system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33331.569147 # average WriteReq mshr miss latency 835system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 17687.203779 # average SoftPFReq mshr miss latency 836system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17687.203779 # average SoftPFReq mshr miss latency 837system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 19601.368047 # average WriteLineReq mshr miss latency 838system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 19601.368047 # average WriteLineReq mshr miss latency 839system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14138.872463 # average LoadLockedReq mshr miss latency 840system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14138.872463 # average LoadLockedReq mshr miss latency 841system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 82000 # average StoreCondReq mshr miss latency 842system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 82000 # average StoreCondReq mshr miss latency 843system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20973.452683 # average overall mshr miss latency 844system.cpu.dcache.demand_avg_mshr_miss_latency::total 20973.452683 # average overall mshr miss latency 845system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20543.580491 # average overall mshr miss latency 846system.cpu.dcache.overall_avg_mshr_miss_latency::total 20543.580491 # average overall mshr miss latency 847system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 184784.205830 # average ReadReq mshr uncacheable latency 848system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184784.205830 # average ReadReq mshr uncacheable latency 849system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92386.606984 # average overall mshr uncacheable latency 850system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92386.606984 # average overall mshr uncacheable latency 851system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 852system.cpu.icache.tags.replacements 13796932 # number of replacements 853system.cpu.icache.tags.tagsinuse 511.918468 # Cycle average of tags in use 854system.cpu.icache.tags.total_refs 816033841 # Total number of references to valid blocks. 855system.cpu.icache.tags.sampled_refs 13797444 # Sample count of references to valid blocks. 856system.cpu.icache.tags.avg_refs 59.143841 # Average number of references to valid blocks. 857system.cpu.icache.tags.warmup_cycle 29242894500 # Cycle when the warmup percentage was hit. 858system.cpu.icache.tags.occ_blocks::cpu.inst 511.918468 # Average occupied blocks per requestor 859system.cpu.icache.tags.occ_percent::cpu.inst 0.999841 # Average percentage of cache occupancy 860system.cpu.icache.tags.occ_percent::total 0.999841 # Average percentage of cache occupancy 861system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 862system.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id 863system.cpu.icache.tags.age_task_id_blocks_1024::1 238 # Occupied blocks per task id 864system.cpu.icache.tags.age_task_id_blocks_1024::2 209 # Occupied blocks per task id 865system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id 866system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 867system.cpu.icache.tags.tag_accesses 843628739 # Number of tag accesses 868system.cpu.icache.tags.data_accesses 843628739 # Number of data accesses 869system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 870system.cpu.icache.ReadReq_hits::cpu.inst 816033841 # number of ReadReq hits 871system.cpu.icache.ReadReq_hits::total 816033841 # number of ReadReq hits 872system.cpu.icache.demand_hits::cpu.inst 816033841 # number of demand (read+write) hits 873system.cpu.icache.demand_hits::total 816033841 # number of demand (read+write) hits 874system.cpu.icache.overall_hits::cpu.inst 816033841 # number of overall hits 875system.cpu.icache.overall_hits::total 816033841 # number of overall hits 876system.cpu.icache.ReadReq_misses::cpu.inst 13797449 # number of ReadReq misses 877system.cpu.icache.ReadReq_misses::total 13797449 # number of ReadReq misses 878system.cpu.icache.demand_misses::cpu.inst 13797449 # number of demand (read+write) misses 879system.cpu.icache.demand_misses::total 13797449 # number of demand (read+write) misses 880system.cpu.icache.overall_misses::cpu.inst 13797449 # number of overall misses 881system.cpu.icache.overall_misses::total 13797449 # number of overall misses 882system.cpu.icache.ReadReq_miss_latency::cpu.inst 188051577000 # number of ReadReq miss cycles 883system.cpu.icache.ReadReq_miss_latency::total 188051577000 # number of ReadReq miss cycles 884system.cpu.icache.demand_miss_latency::cpu.inst 188051577000 # number of demand (read+write) miss cycles 885system.cpu.icache.demand_miss_latency::total 188051577000 # number of demand (read+write) miss cycles 886system.cpu.icache.overall_miss_latency::cpu.inst 188051577000 # number of overall miss cycles 887system.cpu.icache.overall_miss_latency::total 188051577000 # number of overall miss cycles 888system.cpu.icache.ReadReq_accesses::cpu.inst 829831290 # number of ReadReq accesses(hits+misses) 889system.cpu.icache.ReadReq_accesses::total 829831290 # number of ReadReq accesses(hits+misses) 890system.cpu.icache.demand_accesses::cpu.inst 829831290 # number of demand (read+write) accesses 891system.cpu.icache.demand_accesses::total 829831290 # number of demand (read+write) accesses 892system.cpu.icache.overall_accesses::cpu.inst 829831290 # number of overall (read+write) accesses 893system.cpu.icache.overall_accesses::total 829831290 # number of overall (read+write) accesses 894system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016627 # miss rate for ReadReq accesses 895system.cpu.icache.ReadReq_miss_rate::total 0.016627 # miss rate for ReadReq accesses 896system.cpu.icache.demand_miss_rate::cpu.inst 0.016627 # miss rate for demand accesses 897system.cpu.icache.demand_miss_rate::total 0.016627 # miss rate for demand accesses 898system.cpu.icache.overall_miss_rate::cpu.inst 0.016627 # miss rate for overall accesses 899system.cpu.icache.overall_miss_rate::total 0.016627 # miss rate for overall accesses 900system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13629.445342 # average ReadReq miss latency 901system.cpu.icache.ReadReq_avg_miss_latency::total 13629.445342 # average ReadReq miss latency 902system.cpu.icache.demand_avg_miss_latency::cpu.inst 13629.445342 # average overall miss latency 903system.cpu.icache.demand_avg_miss_latency::total 13629.445342 # average overall miss latency 904system.cpu.icache.overall_avg_miss_latency::cpu.inst 13629.445342 # average overall miss latency 905system.cpu.icache.overall_avg_miss_latency::total 13629.445342 # average overall miss latency 906system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 907system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 908system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 909system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 910system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 911system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 912system.cpu.icache.writebacks::writebacks 13796932 # number of writebacks 913system.cpu.icache.writebacks::total 13796932 # number of writebacks 914system.cpu.icache.ReadReq_mshr_misses::cpu.inst 13797449 # number of ReadReq MSHR misses 915system.cpu.icache.ReadReq_mshr_misses::total 13797449 # number of ReadReq MSHR misses 916system.cpu.icache.demand_mshr_misses::cpu.inst 13797449 # number of demand (read+write) MSHR misses 917system.cpu.icache.demand_mshr_misses::total 13797449 # number of demand (read+write) MSHR misses 918system.cpu.icache.overall_mshr_misses::cpu.inst 13797449 # number of overall MSHR misses 919system.cpu.icache.overall_mshr_misses::total 13797449 # number of overall MSHR misses 920system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 4725 # number of ReadReq MSHR uncacheable 921system.cpu.icache.ReadReq_mshr_uncacheable::total 4725 # number of ReadReq MSHR uncacheable 922system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 4725 # number of overall MSHR uncacheable misses 923system.cpu.icache.overall_mshr_uncacheable_misses::total 4725 # number of overall MSHR uncacheable misses 924system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 174254128000 # number of ReadReq MSHR miss cycles 925system.cpu.icache.ReadReq_mshr_miss_latency::total 174254128000 # number of ReadReq MSHR miss cycles 926system.cpu.icache.demand_mshr_miss_latency::cpu.inst 174254128000 # number of demand (read+write) MSHR miss cycles 927system.cpu.icache.demand_mshr_miss_latency::total 174254128000 # number of demand (read+write) MSHR miss cycles 928system.cpu.icache.overall_mshr_miss_latency::cpu.inst 174254128000 # number of overall MSHR miss cycles 929system.cpu.icache.overall_mshr_miss_latency::total 174254128000 # number of overall MSHR miss cycles 930system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 399607000 # number of ReadReq MSHR uncacheable cycles 931system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 399607000 # number of ReadReq MSHR uncacheable cycles 932system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 399607000 # number of overall MSHR uncacheable cycles 933system.cpu.icache.overall_mshr_uncacheable_latency::total 399607000 # number of overall MSHR uncacheable cycles 934system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016627 # mshr miss rate for ReadReq accesses 935system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016627 # mshr miss rate for ReadReq accesses 936system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016627 # mshr miss rate for demand accesses 937system.cpu.icache.demand_mshr_miss_rate::total 0.016627 # mshr miss rate for demand accesses 938system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016627 # mshr miss rate for overall accesses 939system.cpu.icache.overall_mshr_miss_rate::total 0.016627 # mshr miss rate for overall accesses 940system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12629.445342 # average ReadReq mshr miss latency 941system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12629.445342 # average ReadReq mshr miss latency 942system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12629.445342 # average overall mshr miss latency 943system.cpu.icache.demand_avg_mshr_miss_latency::total 12629.445342 # average overall mshr miss latency 944system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12629.445342 # average overall mshr miss latency 945system.cpu.icache.overall_avg_mshr_miss_latency::total 12629.445342 # average overall mshr miss latency 946system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 84572.910053 # average ReadReq mshr uncacheable latency 947system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 84572.910053 # average ReadReq mshr uncacheable latency 948system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 84572.910053 # average overall mshr uncacheable latency 949system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 84572.910053 # average overall mshr uncacheable latency 950system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 951system.cpu.l2cache.tags.replacements 1351080 # number of replacements 952system.cpu.l2cache.tags.tagsinuse 65410.698207 # Cycle average of tags in use 953system.cpu.l2cache.tags.total_refs 46116668 # Total number of references to valid blocks. 954system.cpu.l2cache.tags.sampled_refs 1414341 # Sample count of references to valid blocks. 955system.cpu.l2cache.tags.avg_refs 32.606470 # Average number of references to valid blocks. 956system.cpu.l2cache.tags.warmup_cycle 3738142500 # Cycle when the warmup percentage was hit. 957system.cpu.l2cache.tags.occ_blocks::writebacks 9967.984706 # Average occupied blocks per requestor 958system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 437.366507 # Average occupied blocks per requestor 959system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 495.963757 # Average occupied blocks per requestor 960system.cpu.l2cache.tags.occ_blocks::cpu.inst 6246.445194 # Average occupied blocks per requestor 961system.cpu.l2cache.tags.occ_blocks::cpu.data 48262.938042 # Average occupied blocks per requestor 962system.cpu.l2cache.tags.occ_percent::writebacks 0.152099 # Average percentage of cache occupancy 963system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.006674 # Average percentage of cache occupancy 964system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007568 # Average percentage of cache occupancy 965system.cpu.l2cache.tags.occ_percent::cpu.inst 0.095313 # Average percentage of cache occupancy 966system.cpu.l2cache.tags.occ_percent::cpu.data 0.736434 # Average percentage of cache occupancy 967system.cpu.l2cache.tags.occ_percent::total 0.998088 # Average percentage of cache occupancy 968system.cpu.l2cache.tags.occ_task_id_blocks::1023 325 # Occupied blocks per task id 969system.cpu.l2cache.tags.occ_task_id_blocks::1024 62936 # Occupied blocks per task id 970system.cpu.l2cache.tags.age_task_id_blocks_1023::4 325 # Occupied blocks per task id 971system.cpu.l2cache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id 972system.cpu.l2cache.tags.age_task_id_blocks_1024::1 248 # Occupied blocks per task id 973system.cpu.l2cache.tags.age_task_id_blocks_1024::2 808 # Occupied blocks per task id 974system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5758 # Occupied blocks per task id 975system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56089 # Occupied blocks per task id 976system.cpu.l2cache.tags.occ_task_id_percent::1023 0.004959 # Percentage of cache occupancy per task id 977system.cpu.l2cache.tags.occ_task_id_percent::1024 0.960327 # Percentage of cache occupancy per task id 978system.cpu.l2cache.tags.tag_accesses 392953982 # Number of tag accesses 979system.cpu.l2cache.tags.data_accesses 392953982 # Number of data accesses 980system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 981system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 349715 # number of ReadReq hits 982system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 229342 # number of ReadReq hits 983system.cpu.l2cache.ReadReq_hits::total 579057 # number of ReadReq hits 984system.cpu.l2cache.WritebackDirty_hits::writebacks 7954497 # number of WritebackDirty hits 985system.cpu.l2cache.WritebackDirty_hits::total 7954497 # number of WritebackDirty hits 986system.cpu.l2cache.WritebackClean_hits::writebacks 13795341 # number of WritebackClean hits 987system.cpu.l2cache.WritebackClean_hits::total 13795341 # number of WritebackClean hits 988system.cpu.l2cache.UpgradeReq_hits::cpu.data 26690 # number of UpgradeReq hits 989system.cpu.l2cache.UpgradeReq_hits::total 26690 # number of UpgradeReq hits 990system.cpu.l2cache.ReadExReq_hits::cpu.data 1630864 # number of ReadExReq hits 991system.cpu.l2cache.ReadExReq_hits::total 1630864 # number of ReadExReq hits 992system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 13717170 # number of ReadCleanReq hits 993system.cpu.l2cache.ReadCleanReq_hits::total 13717170 # number of ReadCleanReq hits 994system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6618229 # number of ReadSharedReq hits 995system.cpu.l2cache.ReadSharedReq_hits::total 6618229 # number of ReadSharedReq hits 996system.cpu.l2cache.InvalidateReq_hits::cpu.data 717802 # number of InvalidateReq hits 997system.cpu.l2cache.InvalidateReq_hits::total 717802 # number of InvalidateReq hits 998system.cpu.l2cache.demand_hits::cpu.dtb.walker 349715 # number of demand (read+write) hits 999system.cpu.l2cache.demand_hits::cpu.itb.walker 229342 # number of demand (read+write) hits 1000system.cpu.l2cache.demand_hits::cpu.inst 13717170 # number of demand (read+write) hits 1001system.cpu.l2cache.demand_hits::cpu.data 8249093 # number of demand (read+write) hits 1002system.cpu.l2cache.demand_hits::total 22545320 # number of demand (read+write) hits 1003system.cpu.l2cache.overall_hits::cpu.dtb.walker 349715 # number of overall hits 1004system.cpu.l2cache.overall_hits::cpu.itb.walker 229342 # number of overall hits 1005system.cpu.l2cache.overall_hits::cpu.inst 13717170 # number of overall hits 1006system.cpu.l2cache.overall_hits::cpu.data 8249093 # number of overall hits 1007system.cpu.l2cache.overall_hits::total 22545320 # number of overall hits 1008system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 4545 # number of ReadReq misses 1009system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 4325 # number of ReadReq misses 1010system.cpu.l2cache.ReadReq_misses::total 8870 # number of ReadReq misses 1011system.cpu.l2cache.UpgradeReq_misses::cpu.data 3863 # number of UpgradeReq misses 1012system.cpu.l2cache.UpgradeReq_misses::total 3863 # number of UpgradeReq misses 1013system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses 1014system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses 1015system.cpu.l2cache.ReadExReq_misses::cpu.data 548383 # number of ReadExReq misses 1016system.cpu.l2cache.ReadExReq_misses::total 548383 # number of ReadExReq misses 1017system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 80279 # number of ReadCleanReq misses 1018system.cpu.l2cache.ReadCleanReq_misses::total 80279 # number of ReadCleanReq misses 1019system.cpu.l2cache.ReadSharedReq_misses::cpu.data 287555 # number of ReadSharedReq misses 1020system.cpu.l2cache.ReadSharedReq_misses::total 287555 # number of ReadSharedReq misses 1021system.cpu.l2cache.InvalidateReq_misses::cpu.data 516512 # number of InvalidateReq misses 1022system.cpu.l2cache.InvalidateReq_misses::total 516512 # number of InvalidateReq misses 1023system.cpu.l2cache.demand_misses::cpu.dtb.walker 4545 # number of demand (read+write) misses 1024system.cpu.l2cache.demand_misses::cpu.itb.walker 4325 # number of demand (read+write) misses 1025system.cpu.l2cache.demand_misses::cpu.inst 80279 # number of demand (read+write) misses 1026system.cpu.l2cache.demand_misses::cpu.data 835938 # number of demand (read+write) misses 1027system.cpu.l2cache.demand_misses::total 925087 # number of demand (read+write) misses 1028system.cpu.l2cache.overall_misses::cpu.dtb.walker 4545 # number of overall misses 1029system.cpu.l2cache.overall_misses::cpu.itb.walker 4325 # number of overall misses 1030system.cpu.l2cache.overall_misses::cpu.inst 80279 # number of overall misses 1031system.cpu.l2cache.overall_misses::cpu.data 835938 # number of overall misses 1032system.cpu.l2cache.overall_misses::total 925087 # number of overall misses 1033system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 594871500 # number of ReadReq miss cycles 1034system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 523671500 # number of ReadReq miss cycles 1035system.cpu.l2cache.ReadReq_miss_latency::total 1118543000 # number of ReadReq miss cycles 1036system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 68752000 # number of UpgradeReq miss cycles 1037system.cpu.l2cache.UpgradeReq_miss_latency::total 68752000 # number of UpgradeReq miss cycles 1038system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 80500 # number of SCUpgradeReq miss cycles 1039system.cpu.l2cache.SCUpgradeReq_miss_latency::total 80500 # number of SCUpgradeReq miss cycles 1040system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 52773795000 # number of ReadExReq miss cycles 1041system.cpu.l2cache.ReadExReq_miss_latency::total 52773795000 # number of ReadExReq miss cycles 1042system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 9248862500 # number of ReadCleanReq miss cycles 1043system.cpu.l2cache.ReadCleanReq_miss_latency::total 9248862500 # number of ReadCleanReq miss cycles 1044system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 33350772500 # number of ReadSharedReq miss cycles 1045system.cpu.l2cache.ReadSharedReq_miss_latency::total 33350772500 # number of ReadSharedReq miss cycles 1046system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 594871500 # number of demand (read+write) miss cycles 1047system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 523671500 # number of demand (read+write) miss cycles 1048system.cpu.l2cache.demand_miss_latency::cpu.inst 9248862500 # number of demand (read+write) miss cycles 1049system.cpu.l2cache.demand_miss_latency::cpu.data 86124567500 # number of demand (read+write) miss cycles 1050system.cpu.l2cache.demand_miss_latency::total 96491973000 # number of demand (read+write) miss cycles 1051system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 594871500 # number of overall miss cycles 1052system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 523671500 # number of overall miss cycles 1053system.cpu.l2cache.overall_miss_latency::cpu.inst 9248862500 # number of overall miss cycles 1054system.cpu.l2cache.overall_miss_latency::cpu.data 86124567500 # number of overall miss cycles 1055system.cpu.l2cache.overall_miss_latency::total 96491973000 # number of overall miss cycles 1056system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 354260 # number of ReadReq accesses(hits+misses) 1057system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 233667 # number of ReadReq accesses(hits+misses) 1058system.cpu.l2cache.ReadReq_accesses::total 587927 # number of ReadReq accesses(hits+misses) 1059system.cpu.l2cache.WritebackDirty_accesses::writebacks 7954497 # number of WritebackDirty accesses(hits+misses) 1060system.cpu.l2cache.WritebackDirty_accesses::total 7954497 # number of WritebackDirty accesses(hits+misses) 1061system.cpu.l2cache.WritebackClean_accesses::writebacks 13795341 # number of WritebackClean accesses(hits+misses) 1062system.cpu.l2cache.WritebackClean_accesses::total 13795341 # number of WritebackClean accesses(hits+misses) 1063system.cpu.l2cache.UpgradeReq_accesses::cpu.data 30553 # number of UpgradeReq accesses(hits+misses) 1064system.cpu.l2cache.UpgradeReq_accesses::total 30553 # number of UpgradeReq accesses(hits+misses) 1065system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) 1066system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) 1067system.cpu.l2cache.ReadExReq_accesses::cpu.data 2179247 # number of ReadExReq accesses(hits+misses) 1068system.cpu.l2cache.ReadExReq_accesses::total 2179247 # number of ReadExReq accesses(hits+misses) 1069system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 13797449 # number of ReadCleanReq accesses(hits+misses) 1070system.cpu.l2cache.ReadCleanReq_accesses::total 13797449 # number of ReadCleanReq accesses(hits+misses) 1071system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6905784 # number of ReadSharedReq accesses(hits+misses) 1072system.cpu.l2cache.ReadSharedReq_accesses::total 6905784 # number of ReadSharedReq accesses(hits+misses) 1073system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1234314 # number of InvalidateReq accesses(hits+misses) 1074system.cpu.l2cache.InvalidateReq_accesses::total 1234314 # number of InvalidateReq accesses(hits+misses) 1075system.cpu.l2cache.demand_accesses::cpu.dtb.walker 354260 # number of demand (read+write) accesses 1076system.cpu.l2cache.demand_accesses::cpu.itb.walker 233667 # number of demand (read+write) accesses 1077system.cpu.l2cache.demand_accesses::cpu.inst 13797449 # number of demand (read+write) accesses 1078system.cpu.l2cache.demand_accesses::cpu.data 9085031 # number of demand (read+write) accesses 1079system.cpu.l2cache.demand_accesses::total 23470407 # number of demand (read+write) accesses 1080system.cpu.l2cache.overall_accesses::cpu.dtb.walker 354260 # number of overall (read+write) accesses 1081system.cpu.l2cache.overall_accesses::cpu.itb.walker 233667 # number of overall (read+write) accesses 1082system.cpu.l2cache.overall_accesses::cpu.inst 13797449 # number of overall (read+write) accesses 1083system.cpu.l2cache.overall_accesses::cpu.data 9085031 # number of overall (read+write) accesses 1084system.cpu.l2cache.overall_accesses::total 23470407 # number of overall (read+write) accesses 1085system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.012830 # miss rate for ReadReq accesses 1086system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.018509 # miss rate for ReadReq accesses 1087system.cpu.l2cache.ReadReq_miss_rate::total 0.015087 # miss rate for ReadReq accesses 1088system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.126436 # miss rate for UpgradeReq accesses 1089system.cpu.l2cache.UpgradeReq_miss_rate::total 0.126436 # miss rate for UpgradeReq accesses 1090system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses 1091system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 1092system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.251639 # miss rate for ReadExReq accesses 1093system.cpu.l2cache.ReadExReq_miss_rate::total 0.251639 # miss rate for ReadExReq accesses 1094system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005818 # miss rate for ReadCleanReq accesses 1095system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005818 # miss rate for ReadCleanReq accesses 1096system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.041640 # miss rate for ReadSharedReq accesses 1097system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.041640 # miss rate for ReadSharedReq accesses 1098system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.418461 # miss rate for InvalidateReq accesses 1099system.cpu.l2cache.InvalidateReq_miss_rate::total 0.418461 # miss rate for InvalidateReq accesses 1100system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.012830 # miss rate for demand accesses 1101system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.018509 # miss rate for demand accesses 1102system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005818 # miss rate for demand accesses 1103system.cpu.l2cache.demand_miss_rate::cpu.data 0.092013 # miss rate for demand accesses 1104system.cpu.l2cache.demand_miss_rate::total 0.039415 # miss rate for demand accesses 1105system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.012830 # miss rate for overall accesses 1106system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.018509 # miss rate for overall accesses 1107system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005818 # miss rate for overall accesses 1108system.cpu.l2cache.overall_miss_rate::cpu.data 0.092013 # miss rate for overall accesses 1109system.cpu.l2cache.overall_miss_rate::total 0.039415 # miss rate for overall accesses 1110system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 130884.818482 # average ReadReq miss latency 1111system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 121080.115607 # average ReadReq miss latency 1112system.cpu.l2cache.ReadReq_avg_miss_latency::total 126104.058625 # average ReadReq miss latency 1113system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 17797.566658 # average UpgradeReq miss latency 1114system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 17797.566658 # average UpgradeReq miss latency 1115system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 80500 # average SCUpgradeReq miss latency 1116system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 80500 # average SCUpgradeReq miss latency 1117system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 96235.286287 # average ReadExReq miss latency 1118system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96235.286287 # average ReadExReq miss latency 1119system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 115208.989898 # average ReadCleanReq miss latency 1120system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 115208.989898 # average ReadCleanReq miss latency 1121system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115980.499383 # average ReadSharedReq miss latency 1122system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 115980.499383 # average ReadSharedReq miss latency 1123system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 130884.818482 # average overall miss latency 1124system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 121080.115607 # average overall miss latency 1125system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 115208.989898 # average overall miss latency 1126system.cpu.l2cache.demand_avg_miss_latency::cpu.data 103027.458376 # average overall miss latency 1127system.cpu.l2cache.demand_avg_miss_latency::total 104305.836100 # average overall miss latency 1128system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 130884.818482 # average overall miss latency 1129system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 121080.115607 # average overall miss latency 1130system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 115208.989898 # average overall miss latency 1131system.cpu.l2cache.overall_avg_miss_latency::cpu.data 103027.458376 # average overall miss latency 1132system.cpu.l2cache.overall_avg_miss_latency::total 104305.836100 # average overall miss latency 1133system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1134system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1135system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 1136system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 1137system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1138system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1139system.cpu.l2cache.writebacks::writebacks 1160350 # number of writebacks 1140system.cpu.l2cache.writebacks::total 1160350 # number of writebacks 1141system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 4545 # number of ReadReq MSHR misses 1142system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 4325 # number of ReadReq MSHR misses 1143system.cpu.l2cache.ReadReq_mshr_misses::total 8870 # number of ReadReq MSHR misses 1144system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3863 # number of UpgradeReq MSHR misses 1145system.cpu.l2cache.UpgradeReq_mshr_misses::total 3863 # number of UpgradeReq MSHR misses 1146system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses 1147system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses 1148system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 548383 # number of ReadExReq MSHR misses 1149system.cpu.l2cache.ReadExReq_mshr_misses::total 548383 # number of ReadExReq MSHR misses 1150system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 80279 # number of ReadCleanReq MSHR misses 1151system.cpu.l2cache.ReadCleanReq_mshr_misses::total 80279 # number of ReadCleanReq MSHR misses 1152system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 287555 # number of ReadSharedReq MSHR misses 1153system.cpu.l2cache.ReadSharedReq_mshr_misses::total 287555 # number of ReadSharedReq MSHR misses 1154system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 516512 # number of InvalidateReq MSHR misses 1155system.cpu.l2cache.InvalidateReq_mshr_misses::total 516512 # number of InvalidateReq MSHR misses 1156system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 4545 # number of demand (read+write) MSHR misses 1157system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 4325 # number of demand (read+write) MSHR misses 1158system.cpu.l2cache.demand_mshr_misses::cpu.inst 80279 # number of demand (read+write) MSHR misses 1159system.cpu.l2cache.demand_mshr_misses::cpu.data 835938 # number of demand (read+write) MSHR misses 1160system.cpu.l2cache.demand_mshr_misses::total 925087 # number of demand (read+write) MSHR misses 1161system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 4545 # number of overall MSHR misses 1162system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 4325 # number of overall MSHR misses 1163system.cpu.l2cache.overall_mshr_misses::cpu.inst 80279 # number of overall MSHR misses 1164system.cpu.l2cache.overall_mshr_misses::cpu.data 835938 # number of overall MSHR misses 1165system.cpu.l2cache.overall_mshr_misses::total 925087 # number of overall MSHR misses 1166system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 4725 # number of ReadReq MSHR uncacheable 1167system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33620 # number of ReadReq MSHR uncacheable 1168system.cpu.l2cache.ReadReq_mshr_uncacheable::total 38345 # number of ReadReq MSHR uncacheable 1169system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33624 # number of WriteReq MSHR uncacheable 1170system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33624 # number of WriteReq MSHR uncacheable 1171system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 4725 # number of overall MSHR uncacheable misses 1172system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67244 # number of overall MSHR uncacheable misses 1173system.cpu.l2cache.overall_mshr_uncacheable_misses::total 71969 # number of overall MSHR uncacheable misses 1174system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 549421500 # number of ReadReq MSHR miss cycles 1175system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 480421500 # number of ReadReq MSHR miss cycles 1176system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1029843000 # number of ReadReq MSHR miss cycles 1177system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 73648000 # number of UpgradeReq MSHR miss cycles 1178system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 73648000 # number of UpgradeReq MSHR miss cycles 1179system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 70500 # number of SCUpgradeReq MSHR miss cycles 1180system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 70500 # number of SCUpgradeReq MSHR miss cycles 1181system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 47289965000 # number of ReadExReq MSHR miss cycles 1182system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 47289965000 # number of ReadExReq MSHR miss cycles 1183system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 8446072500 # number of ReadCleanReq MSHR miss cycles 1184system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 8446072500 # number of ReadCleanReq MSHR miss cycles 1185system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 30475204536 # number of ReadSharedReq MSHR miss cycles 1186system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 30475204536 # number of ReadSharedReq MSHR miss cycles 1187system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 9640713000 # number of InvalidateReq MSHR miss cycles 1188system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 9640713000 # number of InvalidateReq MSHR miss cycles 1189system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 549421500 # number of demand (read+write) MSHR miss cycles 1190system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 480421500 # number of demand (read+write) MSHR miss cycles 1191system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8446072500 # number of demand (read+write) MSHR miss cycles 1192system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 77765169536 # number of demand (read+write) MSHR miss cycles 1193system.cpu.l2cache.demand_mshr_miss_latency::total 87241085036 # number of demand (read+write) MSHR miss cycles 1194system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 549421500 # number of overall MSHR miss cycles 1195system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 480421500 # number of overall MSHR miss cycles 1196system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8446072500 # number of overall MSHR miss cycles 1197system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 77765169536 # number of overall MSHR miss cycles 1198system.cpu.l2cache.overall_mshr_miss_latency::total 87241085036 # number of overall MSHR miss cycles 1199system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 340544500 # number of ReadReq MSHR uncacheable cycles 1200system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5791390500 # number of ReadReq MSHR uncacheable cycles 1201system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 6131935000 # number of ReadReq MSHR uncacheable cycles 1202system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 340544500 # number of overall MSHR uncacheable cycles 1203system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 5791390500 # number of overall MSHR uncacheable cycles 1204system.cpu.l2cache.overall_mshr_uncacheable_latency::total 6131935000 # number of overall MSHR uncacheable cycles 1205system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.012830 # mshr miss rate for ReadReq accesses 1206system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.018509 # mshr miss rate for ReadReq accesses 1207system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015087 # mshr miss rate for ReadReq accesses 1208system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.126436 # mshr miss rate for UpgradeReq accesses 1209system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.126436 # mshr miss rate for UpgradeReq accesses 1210system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for SCUpgradeReq accesses 1211system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 1212system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.251639 # mshr miss rate for ReadExReq accesses 1213system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.251639 # mshr miss rate for ReadExReq accesses 1214system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005818 # mshr miss rate for ReadCleanReq accesses 1215system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005818 # mshr miss rate for ReadCleanReq accesses 1216system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.041640 # mshr miss rate for ReadSharedReq accesses 1217system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.041640 # mshr miss rate for ReadSharedReq accesses 1218system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.418461 # mshr miss rate for InvalidateReq accesses 1219system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.418461 # mshr miss rate for InvalidateReq accesses 1220system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.012830 # mshr miss rate for demand accesses 1221system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.018509 # mshr miss rate for demand accesses 1222system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005818 # mshr miss rate for demand accesses 1223system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.092013 # mshr miss rate for demand accesses 1224system.cpu.l2cache.demand_mshr_miss_rate::total 0.039415 # mshr miss rate for demand accesses 1225system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.012830 # mshr miss rate for overall accesses 1226system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.018509 # mshr miss rate for overall accesses 1227system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005818 # mshr miss rate for overall accesses 1228system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.092013 # mshr miss rate for overall accesses 1229system.cpu.l2cache.overall_mshr_miss_rate::total 0.039415 # mshr miss rate for overall accesses 1230system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 120884.818482 # average ReadReq mshr miss latency 1231system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 111080.115607 # average ReadReq mshr miss latency 1232system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 116104.058625 # average ReadReq mshr miss latency 1233system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 19064.975408 # average UpgradeReq mshr miss latency 1234system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19064.975408 # average UpgradeReq mshr miss latency 1235system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 70500 # average SCUpgradeReq mshr miss latency 1236system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 70500 # average SCUpgradeReq mshr miss latency 1237system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86235.286287 # average ReadExReq mshr miss latency 1238system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 86235.286287 # average ReadExReq mshr miss latency 1239system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 105208.989898 # average ReadCleanReq mshr miss latency 1240system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 105208.989898 # average ReadCleanReq mshr miss latency 1241system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105980.436911 # average ReadSharedReq mshr miss latency 1242system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105980.436911 # average ReadSharedReq mshr miss latency 1243system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 18665.031984 # average InvalidateReq mshr miss latency 1244system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 18665.031984 # average InvalidateReq mshr miss latency 1245system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 120884.818482 # average overall mshr miss latency 1246system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 111080.115607 # average overall mshr miss latency 1247system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 105208.989898 # average overall mshr miss latency 1248system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 93027.436886 # average overall mshr miss latency 1249system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94305.816681 # average overall mshr miss latency 1250system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 120884.818482 # average overall mshr miss latency 1251system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 111080.115607 # average overall mshr miss latency 1252system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 105208.989898 # average overall mshr miss latency 1253system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 93027.436886 # average overall mshr miss latency 1254system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94305.816681 # average overall mshr miss latency 1255system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 72072.910053 # average ReadReq mshr uncacheable latency 1256system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 172260.276621 # average ReadReq mshr uncacheable latency 1257system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 159914.852002 # average ReadReq mshr uncacheable latency 1258system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 72072.910053 # average overall mshr uncacheable latency 1259system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 86125.014871 # average overall mshr uncacheable latency 1260system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 85202.448276 # average overall mshr uncacheable latency 1261system.cpu.toL2Bus.snoop_filter.tot_requests 48796648 # Total number of requests made to the snoop filter. 1262system.cpu.toL2Bus.snoop_filter.hit_single_requests 24679855 # Number of requests hitting in the snoop filter with a single holder of the requested data. 1263system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1750 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 1264system.cpu.toL2Bus.snoop_filter.tot_snoops 2089 # Total number of snoops made to the snoop filter. 1265system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2089 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 1266system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 1267system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1268system.cpu.toL2Bus.trans_dist::ReadReq 1038155 # Transaction distribution 1269system.cpu.toL2Bus.trans_dist::ReadResp 21742291 # Transaction distribution 1270system.cpu.toL2Bus.trans_dist::WriteReq 33624 # Transaction distribution 1271system.cpu.toL2Bus.trans_dist::WriteResp 33624 # Transaction distribution 1272system.cpu.toL2Bus.trans_dist::WritebackDirty 9114847 # Transaction distribution 1273system.cpu.toL2Bus.trans_dist::WritebackClean 13796932 # Transaction distribution 1274system.cpu.toL2Bus.trans_dist::CleanEvict 2555043 # Transaction distribution 1275system.cpu.toL2Bus.trans_dist::UpgradeReq 30556 # Transaction distribution 1276system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution 1277system.cpu.toL2Bus.trans_dist::UpgradeResp 30557 # Transaction distribution 1278system.cpu.toL2Bus.trans_dist::ReadExReq 2179247 # Transaction distribution 1279system.cpu.toL2Bus.trans_dist::ReadExResp 2179247 # Transaction distribution 1280system.cpu.toL2Bus.trans_dist::ReadCleanReq 13797449 # Transaction distribution 1281system.cpu.toL2Bus.trans_dist::ReadSharedReq 6908747 # Transaction distribution 1282system.cpu.toL2Bus.trans_dist::InvalidateReq 1261981 # Transaction distribution 1283system.cpu.toL2Bus.trans_dist::InvalidateResp 1234328 # Transaction distribution 1284system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 41401280 # Packet count per connected master and slave (bytes) 1285system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 31154016 # Packet count per connected master and slave (bytes) 1286system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 602385 # Packet count per connected master and slave (bytes) 1287system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 985352 # Packet count per connected master and slave (bytes) 1288system.cpu.toL2Bus.pkt_count::total 74143033 # Packet count per connected master and slave (bytes) 1289system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1766059284 # Cumulative packet size per connected master and slave (bytes) 1290system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1090777710 # Cumulative packet size per connected master and slave (bytes) 1291system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 1869336 # Cumulative packet size per connected master and slave (bytes) 1292system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2834080 # Cumulative packet size per connected master and slave (bytes) 1293system.cpu.toL2Bus.pkt_size::total 2861540410 # Cumulative packet size per connected master and slave (bytes) 1294system.cpu.toL2Bus.snoops 1794516 # Total snoops (count) 1295system.cpu.toL2Bus.snoopTraffic 77615256 # Total snoop traffic (bytes) 1296system.cpu.toL2Bus.snoop_fanout::samples 26600840 # Request fanout histogram 1297system.cpu.toL2Bus.snoop_fanout::mean 0.020202 # Request fanout histogram 1298system.cpu.toL2Bus.snoop_fanout::stdev 0.140692 # Request fanout histogram 1299system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1300system.cpu.toL2Bus.snoop_fanout::0 26063442 97.98% 97.98% # Request fanout histogram 1301system.cpu.toL2Bus.snoop_fanout::1 537398 2.02% 100.00% # Request fanout histogram 1302system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 1303system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1304system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 1305system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 1306system.cpu.toL2Bus.snoop_fanout::total 26600840 # Request fanout histogram 1307system.cpu.toL2Bus.reqLayer0.occupancy 46435675500 # Layer occupancy (ticks) 1308system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 1309system.cpu.toL2Bus.snoopLayer0.occupancy 1669386 # Layer occupancy (ticks) 1310system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 1311system.cpu.toL2Bus.respLayer0.occupancy 20700898500 # Layer occupancy (ticks) 1312system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 1313system.cpu.toL2Bus.respLayer1.occupancy 14310442440 # Layer occupancy (ticks) 1314system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 1315system.cpu.toL2Bus.respLayer2.occupancy 368718000 # Layer occupancy (ticks) 1316system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 1317system.cpu.toL2Bus.respLayer3.occupancy 631092000 # Layer occupancy (ticks) 1318system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 1319system.iobus.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1320system.iobus.trans_dist::ReadReq 40260 # Transaction distribution 1321system.iobus.trans_dist::ReadResp 40260 # Transaction distribution 1322system.iobus.trans_dist::WriteReq 136485 # Transaction distribution 1323system.iobus.trans_dist::WriteResp 136485 # Transaction distribution 1324system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47478 # Packet count per connected master and slave (bytes) 1325system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 1326system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 1327system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 1328system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 1329system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 1330system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 1331system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 1332system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 1333system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 1334system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 1335system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes) 1336system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 1337system.iobus.pkt_count_system.bridge.master::total 122360 # Packet count per connected master and slave (bytes) 1338system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231050 # Packet count per connected master and slave (bytes) 1339system.iobus.pkt_count_system.realview.ide.dma::total 231050 # Packet count per connected master and slave (bytes) 1340system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 1341system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 1342system.iobus.pkt_count::total 353490 # Packet count per connected master and slave (bytes) 1343system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47498 # Cumulative packet size per connected master and slave (bytes) 1344system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 1345system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 1346system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 1347system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 1348system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 1349system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1350system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1351system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1352system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 1353system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1354system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes) 1355system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 1356system.iobus.pkt_size_system.bridge.master::total 155490 # Cumulative packet size per connected master and slave (bytes) 1357system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334632 # Cumulative packet size per connected master and slave (bytes) 1358system.iobus.pkt_size_system.realview.ide.dma::total 7334632 # Cumulative packet size per connected master and slave (bytes) 1359system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 1360system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 1361system.iobus.pkt_size::total 7492208 # Cumulative packet size per connected master and slave (bytes) 1362system.iobus.reqLayer0.occupancy 41845500 # Layer occupancy (ticks) 1363system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 1364system.iobus.reqLayer1.occupancy 10500 # Layer occupancy (ticks) 1365system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 1366system.iobus.reqLayer2.occupancy 321500 # Layer occupancy (ticks) 1367system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 1368system.iobus.reqLayer3.occupancy 11000 # Layer occupancy (ticks) 1369system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 1370system.iobus.reqLayer4.occupancy 11000 # Layer occupancy (ticks) 1371system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 1372system.iobus.reqLayer10.occupancy 11000 # Layer occupancy (ticks) 1373system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 1374system.iobus.reqLayer13.occupancy 11500 # Layer occupancy (ticks) 1375system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 1376system.iobus.reqLayer14.occupancy 11500 # Layer occupancy (ticks) 1377system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 1378system.iobus.reqLayer15.occupancy 11000 # Layer occupancy (ticks) 1379system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 1380system.iobus.reqLayer16.occupancy 17000 # Layer occupancy (ticks) 1381system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 1382system.iobus.reqLayer17.occupancy 11000 # Layer occupancy (ticks) 1383system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 1384system.iobus.reqLayer23.occupancy 25729000 # Layer occupancy (ticks) 1385system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 1386system.iobus.reqLayer24.occupancy 38606000 # Layer occupancy (ticks) 1387system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 1388system.iobus.reqLayer25.occupancy 569335764 # Layer occupancy (ticks) 1389system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 1390system.iobus.respLayer0.occupancy 92542000 # Layer occupancy (ticks) 1391system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 1392system.iobus.respLayer3.occupancy 147810000 # Layer occupancy (ticks) 1393system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 1394system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 1395system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 1396system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1397system.iocache.tags.replacements 115507 # number of replacements 1398system.iocache.tags.tagsinuse 10.457942 # Cycle average of tags in use 1399system.iocache.tags.total_refs 3 # Total number of references to valid blocks. 1400system.iocache.tags.sampled_refs 115523 # Sample count of references to valid blocks. 1401system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 1402system.iocache.tags.warmup_cycle 13151557544000 # Cycle when the warmup percentage was hit. 1403system.iocache.tags.occ_blocks::realview.ethernet 3.511326 # Average occupied blocks per requestor 1404system.iocache.tags.occ_blocks::realview.ide 6.946616 # Average occupied blocks per requestor 1405system.iocache.tags.occ_percent::realview.ethernet 0.219458 # Average percentage of cache occupancy 1406system.iocache.tags.occ_percent::realview.ide 0.434164 # Average percentage of cache occupancy 1407system.iocache.tags.occ_percent::total 0.653621 # Average percentage of cache occupancy 1408system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 1409system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 1410system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 1411system.iocache.tags.tag_accesses 1040082 # Number of tag accesses 1412system.iocache.tags.data_accesses 1040082 # Number of data accesses 1413system.iocache.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1414system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 1415system.iocache.ReadReq_misses::realview.ide 8861 # number of ReadReq misses 1416system.iocache.ReadReq_misses::total 8898 # number of ReadReq misses 1417system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 1418system.iocache.WriteReq_misses::total 3 # number of WriteReq misses 1419system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses 1420system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses 1421system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 1422system.iocache.demand_misses::realview.ide 115525 # number of demand (read+write) misses 1423system.iocache.demand_misses::total 115565 # number of demand (read+write) misses 1424system.iocache.overall_misses::realview.ethernet 40 # number of overall misses 1425system.iocache.overall_misses::realview.ide 115525 # number of overall misses 1426system.iocache.overall_misses::total 115565 # number of overall misses 1427system.iocache.ReadReq_miss_latency::realview.ethernet 5086500 # number of ReadReq miss cycles 1428system.iocache.ReadReq_miss_latency::realview.ide 1980781165 # number of ReadReq miss cycles 1429system.iocache.ReadReq_miss_latency::total 1985867665 # number of ReadReq miss cycles 1430system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles 1431system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles 1432system.iocache.WriteLineReq_miss_latency::realview.ide 13389793099 # number of WriteLineReq miss cycles 1433system.iocache.WriteLineReq_miss_latency::total 13389793099 # number of WriteLineReq miss cycles 1434system.iocache.demand_miss_latency::realview.ethernet 5437500 # number of demand (read+write) miss cycles 1435system.iocache.demand_miss_latency::realview.ide 15370574264 # number of demand (read+write) miss cycles 1436system.iocache.demand_miss_latency::total 15376011764 # number of demand (read+write) miss cycles 1437system.iocache.overall_miss_latency::realview.ethernet 5437500 # number of overall miss cycles 1438system.iocache.overall_miss_latency::realview.ide 15370574264 # number of overall miss cycles 1439system.iocache.overall_miss_latency::total 15376011764 # number of overall miss cycles 1440system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 1441system.iocache.ReadReq_accesses::realview.ide 8861 # number of ReadReq accesses(hits+misses) 1442system.iocache.ReadReq_accesses::total 8898 # number of ReadReq accesses(hits+misses) 1443system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 1444system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 1445system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses) 1446system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses) 1447system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 1448system.iocache.demand_accesses::realview.ide 115525 # number of demand (read+write) accesses 1449system.iocache.demand_accesses::total 115565 # number of demand (read+write) accesses 1450system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 1451system.iocache.overall_accesses::realview.ide 115525 # number of overall (read+write) accesses 1452system.iocache.overall_accesses::total 115565 # number of overall (read+write) accesses 1453system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 1454system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 1455system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 1456system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 1457system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 1458system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 1459system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 1460system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 1461system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 1462system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 1463system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 1464system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 1465system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 1466system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137472.972973 # average ReadReq miss latency 1467system.iocache.ReadReq_avg_miss_latency::realview.ide 223539.235414 # average ReadReq miss latency 1468system.iocache.ReadReq_avg_miss_latency::total 223181.351427 # average ReadReq miss latency 1469system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency 1470system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency 1471system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125532.448614 # average WriteLineReq miss latency 1472system.iocache.WriteLineReq_avg_miss_latency::total 125532.448614 # average WriteLineReq miss latency 1473system.iocache.demand_avg_miss_latency::realview.ethernet 135937.500000 # average overall miss latency 1474system.iocache.demand_avg_miss_latency::realview.ide 133049.766406 # average overall miss latency 1475system.iocache.demand_avg_miss_latency::total 133050.765924 # average overall miss latency 1476system.iocache.overall_avg_miss_latency::realview.ethernet 135937.500000 # average overall miss latency 1477system.iocache.overall_avg_miss_latency::realview.ide 133049.766406 # average overall miss latency 1478system.iocache.overall_avg_miss_latency::total 133050.765924 # average overall miss latency 1479system.iocache.blocked_cycles::no_mshrs 49780 # number of cycles access was blocked 1480system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1481system.iocache.blocked::no_mshrs 3342 # number of cycles access was blocked 1482system.iocache.blocked::no_targets 0 # number of cycles access was blocked 1483system.iocache.avg_blocked_cycles::no_mshrs 14.895272 # average number of cycles each access was blocked 1484system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1485system.iocache.writebacks::writebacks 106631 # number of writebacks 1486system.iocache.writebacks::total 106631 # number of writebacks 1487system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 1488system.iocache.ReadReq_mshr_misses::realview.ide 8861 # number of ReadReq MSHR misses 1489system.iocache.ReadReq_mshr_misses::total 8898 # number of ReadReq MSHR misses 1490system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 1491system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 1492system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses 1493system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses 1494system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 1495system.iocache.demand_mshr_misses::realview.ide 115525 # number of demand (read+write) MSHR misses 1496system.iocache.demand_mshr_misses::total 115565 # number of demand (read+write) MSHR misses 1497system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 1498system.iocache.overall_mshr_misses::realview.ide 115525 # number of overall MSHR misses 1499system.iocache.overall_mshr_misses::total 115565 # number of overall MSHR misses 1500system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3236500 # number of ReadReq MSHR miss cycles 1501system.iocache.ReadReq_mshr_miss_latency::realview.ide 1537731165 # number of ReadReq MSHR miss cycles 1502system.iocache.ReadReq_mshr_miss_latency::total 1540967665 # number of ReadReq MSHR miss cycles 1503system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles 1504system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles 1505system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8050946475 # number of WriteLineReq MSHR miss cycles 1506system.iocache.WriteLineReq_mshr_miss_latency::total 8050946475 # number of WriteLineReq MSHR miss cycles 1507system.iocache.demand_mshr_miss_latency::realview.ethernet 3437500 # number of demand (read+write) MSHR miss cycles 1508system.iocache.demand_mshr_miss_latency::realview.ide 9588677640 # number of demand (read+write) MSHR miss cycles 1509system.iocache.demand_mshr_miss_latency::total 9592115140 # number of demand (read+write) MSHR miss cycles 1510system.iocache.overall_mshr_miss_latency::realview.ethernet 3437500 # number of overall MSHR miss cycles 1511system.iocache.overall_mshr_miss_latency::realview.ide 9588677640 # number of overall MSHR miss cycles 1512system.iocache.overall_mshr_miss_latency::total 9592115140 # number of overall MSHR miss cycles 1513system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 1514system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 1515system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 1516system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 1517system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 1518system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 1519system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 1520system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 1521system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 1522system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 1523system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 1524system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 1525system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 1526system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87472.972973 # average ReadReq mshr miss latency 1527system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 173539.235414 # average ReadReq mshr miss latency 1528system.iocache.ReadReq_avg_mshr_miss_latency::total 173181.351427 # average ReadReq mshr miss latency 1529system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency 1530system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency 1531system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75479.510191 # average WriteLineReq mshr miss latency 1532system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75479.510191 # average WriteLineReq mshr miss latency 1533system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85937.500000 # average overall mshr miss latency 1534system.iocache.demand_avg_mshr_miss_latency::realview.ide 83000.888466 # average overall mshr miss latency 1535system.iocache.demand_avg_mshr_miss_latency::total 83001.904902 # average overall mshr miss latency 1536system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85937.500000 # average overall mshr miss latency 1537system.iocache.overall_avg_mshr_miss_latency::realview.ide 83000.888466 # average overall mshr miss latency 1538system.iocache.overall_avg_mshr_miss_latency::total 83001.904902 # average overall mshr miss latency 1539system.membus.snoop_filter.tot_requests 3026927 # Total number of requests made to the snoop filter. 1540system.membus.snoop_filter.hit_single_requests 1497963 # Number of requests hitting in the snoop filter with a single holder of the requested data. 1541system.membus.snoop_filter.hit_multi_requests 3722 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 1542system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 1543system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 1544system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 1545system.membus.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1546system.membus.trans_dist::ReadReq 38345 # Transaction distribution 1547system.membus.trans_dist::ReadResp 423947 # Transaction distribution 1548system.membus.trans_dist::WriteReq 33624 # Transaction distribution 1549system.membus.trans_dist::WriteResp 33624 # Transaction distribution 1550system.membus.trans_dist::WritebackDirty 1266981 # Transaction distribution 1551system.membus.trans_dist::CleanEvict 198449 # Transaction distribution 1552system.membus.trans_dist::UpgradeReq 4422 # Transaction distribution 1553system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution 1554system.membus.trans_dist::UpgradeResp 7 # Transaction distribution 1555system.membus.trans_dist::ReadExReq 547827 # Transaction distribution 1556system.membus.trans_dist::ReadExResp 547827 # Transaction distribution 1557system.membus.trans_dist::ReadSharedReq 385602 # Transaction distribution 1558system.membus.trans_dist::InvalidateReq 623176 # Transaction distribution 1559system.membus.trans_dist::InvalidateResp 27559 # Transaction distribution 1560system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122360 # Packet count per connected master and slave (bytes) 1561system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes) 1562system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6942 # Packet count per connected master and slave (bytes) 1563system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3733842 # Packet count per connected master and slave (bytes) 1564system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3863202 # Packet count per connected master and slave (bytes) 1565system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237209 # Packet count per connected master and slave (bytes) 1566system.membus.pkt_count_system.iocache.mem_side::total 237209 # Packet count per connected master and slave (bytes) 1567system.membus.pkt_count::total 4100411 # Packet count per connected master and slave (bytes) 1568system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155490 # Cumulative packet size per connected master and slave (bytes) 1569system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes) 1570system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13884 # Cumulative packet size per connected master and slave (bytes) 1571system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 133430112 # Cumulative packet size per connected master and slave (bytes) 1572system.membus.pkt_size_system.cpu.l2cache.mem_side::total 133599618 # Cumulative packet size per connected master and slave (bytes) 1573system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7217152 # Cumulative packet size per connected master and slave (bytes) 1574system.membus.pkt_size_system.iocache.mem_side::total 7217152 # Cumulative packet size per connected master and slave (bytes) 1575system.membus.pkt_size::total 140816770 # Cumulative packet size per connected master and slave (bytes) 1576system.membus.snoops 30980 # Total snoops (count) 1577system.membus.snoopTraffic 218496 # Total snoop traffic (bytes) 1578system.membus.snoop_fanout::samples 1632997 # Request fanout histogram 1579system.membus.snoop_fanout::mean 0.019173 # Request fanout histogram 1580system.membus.snoop_fanout::stdev 0.137134 # Request fanout histogram 1581system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1582system.membus.snoop_fanout::0 1601687 98.08% 98.08% # Request fanout histogram 1583system.membus.snoop_fanout::1 31310 1.92% 100.00% # Request fanout histogram 1584system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 1585system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1586system.membus.snoop_fanout::min_value 0 # Request fanout histogram 1587system.membus.snoop_fanout::max_value 1 # Request fanout histogram 1588system.membus.snoop_fanout::total 1632997 # Request fanout histogram 1589system.membus.reqLayer0.occupancy 106607500 # Layer occupancy (ticks) 1590system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 1591system.membus.reqLayer1.occupancy 41500 # Layer occupancy (ticks) 1592system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 1593system.membus.reqLayer2.occupancy 5784000 # Layer occupancy (ticks) 1594system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 1595system.membus.reqLayer5.occupancy 8217045206 # Layer occupancy (ticks) 1596system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 1597system.membus.respLayer2.occupancy 5023572568 # Layer occupancy (ticks) 1598system.membus.respLayer2.utilization 0.0 # Layer utilization (%) 1599system.membus.respLayer3.occupancy 73701370 # Layer occupancy (ticks) 1600system.membus.respLayer3.utilization 0.0 # Layer utilization (%) 1601system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1602system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1603system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1604system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1605system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1606system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1607system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1608system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 1609system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 1610system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 1611system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 1612system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 1613system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 1614system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1615system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1616system.realview.ethernet.txBytes 966 # Bytes Transmitted 1617system.realview.ethernet.txPackets 3 # Number of Packets Transmitted 1618system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 1619system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 1620system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 1621system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 1622system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 1623system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 1624system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 1625system.realview.ethernet.totBandwidth 149 # Total Bandwidth (bits/s) 1626system.realview.ethernet.totPackets 3 # Total Packets 1627system.realview.ethernet.totBytes 966 # Total Bytes 1628system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 1629system.realview.ethernet.txBandwidth 149 # Transmit Bandwidth (bits/s) 1630system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 1631system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 1632system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 1633system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 1634system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 1635system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 1636system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 1637system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 1638system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 1639system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 1640system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 1641system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 1642system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 1643system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 1644system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 1645system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 1646system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 1647system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 1648system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 1649system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 1650system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 1651system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 1652system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 1653system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 1654system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 1655system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 1656system.realview.ethernet.postedInterrupts 13 # number of posts to CPU 1657system.realview.ethernet.droppedPackets 0 # number of packets dropped 1658system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1659system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1660system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1661system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1662system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1663system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1664system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1665system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 1666system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 1667system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 1668system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 1669system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1670system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1671system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1672system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1673system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1674system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1675system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1676system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1677system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1678system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1679system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1680system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51818010617500 # Cumulative time (in ticks) in various power states 1681 1682---------- End Simulation Statistics ---------- 1683