stats.txt revision 11014:863d314f6356
1 2---------- Begin Simulation Statistics ---------- 3sim_seconds 51.323721 # Number of seconds simulated 4sim_ticks 51323721423000 # Number of ticks simulated 5final_tick 51323721423000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 6sim_freq 1000000000000 # Frequency of simulated ticks 7host_inst_rate 120356 # Simulator instruction rate (inst/s) 8host_op_rate 141420 # Simulator op (including micro ops) rate (op/s) 9host_tick_rate 7238849372 # Simulator tick rate (ticks/s) 10host_mem_usage 678076 # Number of bytes of host memory used 11host_seconds 7090.04 # Real time elapsed on the host 12sim_insts 853325819 # Number of instructions simulated 13sim_ops 1002674190 # Number of ops (including micro ops) simulated 14system.voltage_domain.voltage 1 # Voltage in Volts 15system.clk_domain.clock 1000 # Clock period in ticks 16system.physmem.bytes_read::cpu.dtb.walker 203200 # Number of bytes read from this memory 17system.physmem.bytes_read::cpu.itb.walker 189632 # Number of bytes read from this memory 18system.physmem.bytes_read::cpu.inst 5727200 # Number of bytes read from this memory 19system.physmem.bytes_read::cpu.data 73778504 # Number of bytes read from this memory 20system.physmem.bytes_read::realview.ide 419776 # Number of bytes read from this memory 21system.physmem.bytes_read::total 80318312 # Number of bytes read from this memory 22system.physmem.bytes_inst_read::cpu.inst 5727200 # Number of instructions bytes read from this memory 23system.physmem.bytes_inst_read::total 5727200 # Number of instructions bytes read from this memory 24system.physmem.bytes_written::writebacks 68723904 # Number of bytes written to this memory 25system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory 26system.physmem.bytes_written::total 68744484 # Number of bytes written to this memory 27system.physmem.num_reads::cpu.dtb.walker 3175 # Number of read requests responded to by this memory 28system.physmem.num_reads::cpu.itb.walker 2963 # Number of read requests responded to by this memory 29system.physmem.num_reads::cpu.inst 105440 # Number of read requests responded to by this memory 30system.physmem.num_reads::cpu.data 1152802 # Number of read requests responded to by this memory 31system.physmem.num_reads::realview.ide 6559 # Number of read requests responded to by this memory 32system.physmem.num_reads::total 1270939 # Number of read requests responded to by this memory 33system.physmem.num_writes::writebacks 1073811 # Number of write requests responded to by this memory 34system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory 35system.physmem.num_writes::total 1076384 # Number of write requests responded to by this memory 36system.physmem.bw_read::cpu.dtb.walker 3959 # Total read bandwidth from this memory (bytes/s) 37system.physmem.bw_read::cpu.itb.walker 3695 # Total read bandwidth from this memory (bytes/s) 38system.physmem.bw_read::cpu.inst 111590 # Total read bandwidth from this memory (bytes/s) 39system.physmem.bw_read::cpu.data 1437513 # Total read bandwidth from this memory (bytes/s) 40system.physmem.bw_read::realview.ide 8179 # Total read bandwidth from this memory (bytes/s) 41system.physmem.bw_read::total 1564935 # Total read bandwidth from this memory (bytes/s) 42system.physmem.bw_inst_read::cpu.inst 111590 # Instruction read bandwidth from this memory (bytes/s) 43system.physmem.bw_inst_read::total 111590 # Instruction read bandwidth from this memory (bytes/s) 44system.physmem.bw_write::writebacks 1339028 # Write bandwidth from this memory (bytes/s) 45system.physmem.bw_write::cpu.data 401 # Write bandwidth from this memory (bytes/s) 46system.physmem.bw_write::total 1339429 # Write bandwidth from this memory (bytes/s) 47system.physmem.bw_total::writebacks 1339028 # Total bandwidth to/from this memory (bytes/s) 48system.physmem.bw_total::cpu.dtb.walker 3959 # Total bandwidth to/from this memory (bytes/s) 49system.physmem.bw_total::cpu.itb.walker 3695 # Total bandwidth to/from this memory (bytes/s) 50system.physmem.bw_total::cpu.inst 111590 # Total bandwidth to/from this memory (bytes/s) 51system.physmem.bw_total::cpu.data 1437914 # Total bandwidth to/from this memory (bytes/s) 52system.physmem.bw_total::realview.ide 8179 # Total bandwidth to/from this memory (bytes/s) 53system.physmem.bw_total::total 2904365 # Total bandwidth to/from this memory (bytes/s) 54system.physmem.readReqs 1270939 # Number of read requests accepted 55system.physmem.writeReqs 1076384 # Number of write requests accepted 56system.physmem.readBursts 1270939 # Number of DRAM read bursts, including those serviced by the write queue 57system.physmem.writeBursts 1076384 # Number of DRAM write bursts, including those merged in the write queue 58system.physmem.bytesReadDRAM 81299584 # Total number of bytes read from DRAM 59system.physmem.bytesReadWrQ 40512 # Total number of bytes read from write queue 60system.physmem.bytesWritten 68742976 # Total number of bytes written to DRAM 61system.physmem.bytesReadSys 80318312 # Total read bytes from the system interface side 62system.physmem.bytesWrittenSys 68744484 # Total written bytes from the system interface side 63system.physmem.servicedByWrQ 633 # Number of DRAM read bursts serviced by the write queue 64system.physmem.mergedWrBursts 2246 # Number of DRAM write bursts merged with an existing one 65system.physmem.neitherReadNorWriteReqs 142017 # Number of requests that are neither read nor write 66system.physmem.perBankRdBursts::0 76590 # Per bank write bursts 67system.physmem.perBankRdBursts::1 80112 # Per bank write bursts 68system.physmem.perBankRdBursts::2 82312 # Per bank write bursts 69system.physmem.perBankRdBursts::3 76894 # Per bank write bursts 70system.physmem.perBankRdBursts::4 75148 # Per bank write bursts 71system.physmem.perBankRdBursts::5 84486 # Per bank write bursts 72system.physmem.perBankRdBursts::6 75307 # Per bank write bursts 73system.physmem.perBankRdBursts::7 76047 # Per bank write bursts 74system.physmem.perBankRdBursts::8 76921 # Per bank write bursts 75system.physmem.perBankRdBursts::9 104197 # Per bank write bursts 76system.physmem.perBankRdBursts::10 75653 # Per bank write bursts 77system.physmem.perBankRdBursts::11 81028 # Per bank write bursts 78system.physmem.perBankRdBursts::12 74845 # Per bank write bursts 79system.physmem.perBankRdBursts::13 77383 # Per bank write bursts 80system.physmem.perBankRdBursts::14 76622 # Per bank write bursts 81system.physmem.perBankRdBursts::15 76761 # Per bank write bursts 82system.physmem.perBankWrBursts::0 64108 # Per bank write bursts 83system.physmem.perBankWrBursts::1 67910 # Per bank write bursts 84system.physmem.perBankWrBursts::2 69982 # Per bank write bursts 85system.physmem.perBankWrBursts::3 67432 # Per bank write bursts 86system.physmem.perBankWrBursts::4 65959 # Per bank write bursts 87system.physmem.perBankWrBursts::5 70786 # Per bank write bursts 88system.physmem.perBankWrBursts::6 64733 # Per bank write bursts 89system.physmem.perBankWrBursts::7 66187 # Per bank write bursts 90system.physmem.perBankWrBursts::8 67287 # Per bank write bursts 91system.physmem.perBankWrBursts::9 71812 # Per bank write bursts 92system.physmem.perBankWrBursts::10 65064 # Per bank write bursts 93system.physmem.perBankWrBursts::11 69201 # Per bank write bursts 94system.physmem.perBankWrBursts::12 65082 # Per bank write bursts 95system.physmem.perBankWrBursts::13 66370 # Per bank write bursts 96system.physmem.perBankWrBursts::14 66024 # Per bank write bursts 97system.physmem.perBankWrBursts::15 66172 # Per bank write bursts 98system.physmem.numRdRetry 0 # Number of times read queue was full causing retry 99system.physmem.numWrRetry 12 # Number of times write queue was full causing retry 100system.physmem.totGap 51323720227500 # Total gap between requests 101system.physmem.readPktSize::0 0 # Read request sizes (log2) 102system.physmem.readPktSize::1 0 # Read request sizes (log2) 103system.physmem.readPktSize::2 0 # Read request sizes (log2) 104system.physmem.readPktSize::3 13 # Read request sizes (log2) 105system.physmem.readPktSize::4 21272 # Read request sizes (log2) 106system.physmem.readPktSize::5 0 # Read request sizes (log2) 107system.physmem.readPktSize::6 1249654 # Read request sizes (log2) 108system.physmem.writePktSize::0 0 # Write request sizes (log2) 109system.physmem.writePktSize::1 0 # Write request sizes (log2) 110system.physmem.writePktSize::2 1 # Write request sizes (log2) 111system.physmem.writePktSize::3 2572 # Write request sizes (log2) 112system.physmem.writePktSize::4 0 # Write request sizes (log2) 113system.physmem.writePktSize::5 0 # Write request sizes (log2) 114system.physmem.writePktSize::6 1073811 # Write request sizes (log2) 115system.physmem.rdQLenPdf::0 646219 # What read queue length does an incoming req see 116system.physmem.rdQLenPdf::1 339232 # What read queue length does an incoming req see 117system.physmem.rdQLenPdf::2 151287 # What read queue length does an incoming req see 118system.physmem.rdQLenPdf::3 128129 # What read queue length does an incoming req see 119system.physmem.rdQLenPdf::4 684 # What read queue length does an incoming req see 120system.physmem.rdQLenPdf::5 489 # What read queue length does an incoming req see 121system.physmem.rdQLenPdf::6 502 # What read queue length does an incoming req see 122system.physmem.rdQLenPdf::7 533 # What read queue length does an incoming req see 123system.physmem.rdQLenPdf::8 812 # What read queue length does an incoming req see 124system.physmem.rdQLenPdf::9 936 # What read queue length does an incoming req see 125system.physmem.rdQLenPdf::10 392 # What read queue length does an incoming req see 126system.physmem.rdQLenPdf::11 192 # What read queue length does an incoming req see 127system.physmem.rdQLenPdf::12 166 # What read queue length does an incoming req see 128system.physmem.rdQLenPdf::13 135 # What read queue length does an incoming req see 129system.physmem.rdQLenPdf::14 119 # What read queue length does an incoming req see 130system.physmem.rdQLenPdf::15 118 # What read queue length does an incoming req see 131system.physmem.rdQLenPdf::16 106 # What read queue length does an incoming req see 132system.physmem.rdQLenPdf::17 100 # What read queue length does an incoming req see 133system.physmem.rdQLenPdf::18 87 # What read queue length does an incoming req see 134system.physmem.rdQLenPdf::19 63 # What read queue length does an incoming req see 135system.physmem.rdQLenPdf::20 5 # What read queue length does an incoming req see 136system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 137system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 138system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 139system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 140system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 141system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 142system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 143system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 144system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 145system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 146system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 147system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 148system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 149system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 150system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 151system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 152system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 153system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 154system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 155system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 156system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 157system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 158system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 159system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 160system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 161system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 162system.physmem.wrQLenPdf::15 11927 # What write queue length does an incoming req see 163system.physmem.wrQLenPdf::16 14439 # What write queue length does an incoming req see 164system.physmem.wrQLenPdf::17 31518 # What write queue length does an incoming req see 165system.physmem.wrQLenPdf::18 44897 # What write queue length does an incoming req see 166system.physmem.wrQLenPdf::19 53343 # What write queue length does an incoming req see 167system.physmem.wrQLenPdf::20 63481 # What write queue length does an incoming req see 168system.physmem.wrQLenPdf::21 63532 # What write queue length does an incoming req see 169system.physmem.wrQLenPdf::22 67021 # What write queue length does an incoming req see 170system.physmem.wrQLenPdf::23 67803 # What write queue length does an incoming req see 171system.physmem.wrQLenPdf::24 70464 # What write queue length does an incoming req see 172system.physmem.wrQLenPdf::25 69167 # What write queue length does an incoming req see 173system.physmem.wrQLenPdf::26 70329 # What write queue length does an incoming req see 174system.physmem.wrQLenPdf::27 66867 # What write queue length does an incoming req see 175system.physmem.wrQLenPdf::28 85010 # What write queue length does an incoming req see 176system.physmem.wrQLenPdf::29 86471 # What write queue length does an incoming req see 177system.physmem.wrQLenPdf::30 65847 # What write queue length does an incoming req see 178system.physmem.wrQLenPdf::31 69713 # What write queue length does an incoming req see 179system.physmem.wrQLenPdf::32 62929 # What write queue length does an incoming req see 180system.physmem.wrQLenPdf::33 1006 # What write queue length does an incoming req see 181system.physmem.wrQLenPdf::34 572 # What write queue length does an incoming req see 182system.physmem.wrQLenPdf::35 637 # What write queue length does an incoming req see 183system.physmem.wrQLenPdf::36 503 # What write queue length does an incoming req see 184system.physmem.wrQLenPdf::37 386 # What write queue length does an incoming req see 185system.physmem.wrQLenPdf::38 415 # What write queue length does an incoming req see 186system.physmem.wrQLenPdf::39 439 # What write queue length does an incoming req see 187system.physmem.wrQLenPdf::40 475 # What write queue length does an incoming req see 188system.physmem.wrQLenPdf::41 414 # What write queue length does an incoming req see 189system.physmem.wrQLenPdf::42 338 # What write queue length does an incoming req see 190system.physmem.wrQLenPdf::43 319 # What write queue length does an incoming req see 191system.physmem.wrQLenPdf::44 291 # What write queue length does an incoming req see 192system.physmem.wrQLenPdf::45 280 # What write queue length does an incoming req see 193system.physmem.wrQLenPdf::46 362 # What write queue length does an incoming req see 194system.physmem.wrQLenPdf::47 327 # What write queue length does an incoming req see 195system.physmem.wrQLenPdf::48 278 # What write queue length does an incoming req see 196system.physmem.wrQLenPdf::49 294 # What write queue length does an incoming req see 197system.physmem.wrQLenPdf::50 213 # What write queue length does an incoming req see 198system.physmem.wrQLenPdf::51 218 # What write queue length does an incoming req see 199system.physmem.wrQLenPdf::52 265 # What write queue length does an incoming req see 200system.physmem.wrQLenPdf::53 178 # What write queue length does an incoming req see 201system.physmem.wrQLenPdf::54 191 # What write queue length does an incoming req see 202system.physmem.wrQLenPdf::55 233 # What write queue length does an incoming req see 203system.physmem.wrQLenPdf::56 181 # What write queue length does an incoming req see 204system.physmem.wrQLenPdf::57 111 # What write queue length does an incoming req see 205system.physmem.wrQLenPdf::58 127 # What write queue length does an incoming req see 206system.physmem.wrQLenPdf::59 80 # What write queue length does an incoming req see 207system.physmem.wrQLenPdf::60 67 # What write queue length does an incoming req see 208system.physmem.wrQLenPdf::61 86 # What write queue length does an incoming req see 209system.physmem.wrQLenPdf::62 37 # What write queue length does an incoming req see 210system.physmem.wrQLenPdf::63 42 # What write queue length does an incoming req see 211system.physmem.bytesPerActivate::samples 481355 # Bytes accessed per row activation 212system.physmem.bytesPerActivate::mean 311.708207 # Bytes accessed per row activation 213system.physmem.bytesPerActivate::gmean 178.914901 # Bytes accessed per row activation 214system.physmem.bytesPerActivate::stdev 339.146013 # Bytes accessed per row activation 215system.physmem.bytesPerActivate::0-127 186832 38.81% 38.81% # Bytes accessed per row activation 216system.physmem.bytesPerActivate::128-255 113175 23.51% 62.33% # Bytes accessed per row activation 217system.physmem.bytesPerActivate::256-383 45398 9.43% 71.76% # Bytes accessed per row activation 218system.physmem.bytesPerActivate::384-511 23450 4.87% 76.63% # Bytes accessed per row activation 219system.physmem.bytesPerActivate::512-639 18101 3.76% 80.39% # Bytes accessed per row activation 220system.physmem.bytesPerActivate::640-767 11671 2.42% 82.81% # Bytes accessed per row activation 221system.physmem.bytesPerActivate::768-895 10460 2.17% 84.99% # Bytes accessed per row activation 222system.physmem.bytesPerActivate::896-1023 8315 1.73% 86.71% # Bytes accessed per row activation 223system.physmem.bytesPerActivate::1024-1151 63953 13.29% 100.00% # Bytes accessed per row activation 224system.physmem.bytesPerActivate::total 481355 # Bytes accessed per row activation 225system.physmem.rdPerTurnAround::samples 61522 # Reads before turning the bus around for writes 226system.physmem.rdPerTurnAround::mean 20.647411 # Reads before turning the bus around for writes 227system.physmem.rdPerTurnAround::stdev 265.936082 # Reads before turning the bus around for writes 228system.physmem.rdPerTurnAround::0-2047 61519 100.00% 100.00% # Reads before turning the bus around for writes 229system.physmem.rdPerTurnAround::2048-4095 1 0.00% 100.00% # Reads before turning the bus around for writes 230system.physmem.rdPerTurnAround::10240-12287 1 0.00% 100.00% # Reads before turning the bus around for writes 231system.physmem.rdPerTurnAround::63488-65535 1 0.00% 100.00% # Reads before turning the bus around for writes 232system.physmem.rdPerTurnAround::total 61522 # Reads before turning the bus around for writes 233system.physmem.wrPerTurnAround::samples 61522 # Writes before turning the bus around for reads 234system.physmem.wrPerTurnAround::mean 17.458942 # Writes before turning the bus around for reads 235system.physmem.wrPerTurnAround::gmean 16.948779 # Writes before turning the bus around for reads 236system.physmem.wrPerTurnAround::stdev 6.823778 # Writes before turning the bus around for reads 237system.physmem.wrPerTurnAround::16-19 58490 95.07% 95.07% # Writes before turning the bus around for reads 238system.physmem.wrPerTurnAround::20-23 664 1.08% 96.15% # Writes before turning the bus around for reads 239system.physmem.wrPerTurnAround::24-27 448 0.73% 96.88% # Writes before turning the bus around for reads 240system.physmem.wrPerTurnAround::28-31 190 0.31% 97.19% # Writes before turning the bus around for reads 241system.physmem.wrPerTurnAround::32-35 308 0.50% 97.69% # Writes before turning the bus around for reads 242system.physmem.wrPerTurnAround::36-39 527 0.86% 98.55% # Writes before turning the bus around for reads 243system.physmem.wrPerTurnAround::40-43 143 0.23% 98.78% # Writes before turning the bus around for reads 244system.physmem.wrPerTurnAround::44-47 33 0.05% 98.83% # Writes before turning the bus around for reads 245system.physmem.wrPerTurnAround::48-51 36 0.06% 98.89% # Writes before turning the bus around for reads 246system.physmem.wrPerTurnAround::52-55 18 0.03% 98.92% # Writes before turning the bus around for reads 247system.physmem.wrPerTurnAround::56-59 32 0.05% 98.97% # Writes before turning the bus around for reads 248system.physmem.wrPerTurnAround::60-63 22 0.04% 99.01% # Writes before turning the bus around for reads 249system.physmem.wrPerTurnAround::64-67 426 0.69% 99.70% # Writes before turning the bus around for reads 250system.physmem.wrPerTurnAround::68-71 45 0.07% 99.77% # Writes before turning the bus around for reads 251system.physmem.wrPerTurnAround::72-75 33 0.05% 99.83% # Writes before turning the bus around for reads 252system.physmem.wrPerTurnAround::76-79 35 0.06% 99.88% # Writes before turning the bus around for reads 253system.physmem.wrPerTurnAround::80-83 13 0.02% 99.90% # Writes before turning the bus around for reads 254system.physmem.wrPerTurnAround::92-95 2 0.00% 99.91% # Writes before turning the bus around for reads 255system.physmem.wrPerTurnAround::96-99 2 0.00% 99.91% # Writes before turning the bus around for reads 256system.physmem.wrPerTurnAround::100-103 5 0.01% 99.92% # Writes before turning the bus around for reads 257system.physmem.wrPerTurnAround::108-111 1 0.00% 99.92% # Writes before turning the bus around for reads 258system.physmem.wrPerTurnAround::112-115 1 0.00% 99.92% # Writes before turning the bus around for reads 259system.physmem.wrPerTurnAround::116-119 1 0.00% 99.92% # Writes before turning the bus around for reads 260system.physmem.wrPerTurnAround::124-127 1 0.00% 99.93% # Writes before turning the bus around for reads 261system.physmem.wrPerTurnAround::128-131 31 0.05% 99.98% # Writes before turning the bus around for reads 262system.physmem.wrPerTurnAround::132-135 1 0.00% 99.98% # Writes before turning the bus around for reads 263system.physmem.wrPerTurnAround::136-139 1 0.00% 99.98% # Writes before turning the bus around for reads 264system.physmem.wrPerTurnAround::144-147 2 0.00% 99.98% # Writes before turning the bus around for reads 265system.physmem.wrPerTurnAround::148-151 1 0.00% 99.98% # Writes before turning the bus around for reads 266system.physmem.wrPerTurnAround::164-167 6 0.01% 99.99% # Writes before turning the bus around for reads 267system.physmem.wrPerTurnAround::176-179 2 0.00% 100.00% # Writes before turning the bus around for reads 268system.physmem.wrPerTurnAround::180-183 1 0.00% 100.00% # Writes before turning the bus around for reads 269system.physmem.wrPerTurnAround::240-243 1 0.00% 100.00% # Writes before turning the bus around for reads 270system.physmem.wrPerTurnAround::total 61522 # Writes before turning the bus around for reads 271system.physmem.totQLat 31530968444 # Total ticks spent queuing 272system.physmem.totMemAccLat 55349205944 # Total ticks spent from burst creation until serviced by the DRAM 273system.physmem.totBusLat 6351530000 # Total ticks spent in databus transfers 274system.physmem.avgQLat 24821.55 # Average queueing delay per DRAM burst 275system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 276system.physmem.avgMemAccLat 43571.55 # Average memory access latency per DRAM burst 277system.physmem.avgRdBW 1.58 # Average DRAM read bandwidth in MiByte/s 278system.physmem.avgWrBW 1.34 # Average achieved write bandwidth in MiByte/s 279system.physmem.avgRdBWSys 1.56 # Average system read bandwidth in MiByte/s 280system.physmem.avgWrBWSys 1.34 # Average system write bandwidth in MiByte/s 281system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 282system.physmem.busUtil 0.02 # Data bus utilization in percentage 283system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 284system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 285system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing 286system.physmem.avgWrQLen 22.31 # Average write queue length when enqueuing 287system.physmem.readRowHits 1047361 # Number of row buffer hits during reads 288system.physmem.writeRowHits 815697 # Number of row buffer hits during writes 289system.physmem.readRowHitRate 82.45 # Row buffer hit rate for reads 290system.physmem.writeRowHitRate 75.94 # Row buffer hit rate for writes 291system.physmem.avgGap 21864788.20 # Average gap between requests 292system.physmem.pageHitRate 79.47 # Row buffer hit rate, read and write combined 293system.physmem_0.actEnergy 1828287720 # Energy for activate commands per rank (pJ) 294system.physmem_0.preEnergy 997577625 # Energy for precharge commands per rank (pJ) 295system.physmem_0.readEnergy 4889757600 # Energy for read commands per rank (pJ) 296system.physmem_0.writeEnergy 3480388560 # Energy for write commands per rank (pJ) 297system.physmem_0.refreshEnergy 3352215959040 # Energy for refresh commands per rank (pJ) 298system.physmem_0.actBackEnergy 1226219398425 # Energy for active background per rank (pJ) 299system.physmem_0.preBackEnergy 29718601656750 # Energy for precharge background per rank (pJ) 300system.physmem_0.totalEnergy 34308233025720 # Total energy per rank (pJ) 301system.physmem_0.averagePower 668.467372 # Core power per rank (mW) 302system.physmem_0.memoryStateTime::IDLE 49439480717043 # Time in different power states 303system.physmem_0.memoryStateTime::REF 1713811840000 # Time in different power states 304system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 305system.physmem_0.memoryStateTime::ACT 170428636707 # Time in different power states 306system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 307system.physmem_1.actEnergy 1810756080 # Energy for activate commands per rank (pJ) 308system.physmem_1.preEnergy 988011750 # Energy for precharge commands per rank (pJ) 309system.physmem_1.readEnergy 5018598000 # Energy for read commands per rank (pJ) 310system.physmem_1.writeEnergy 3479837760 # Energy for write commands per rank (pJ) 311system.physmem_1.refreshEnergy 3352215959040 # Energy for refresh commands per rank (pJ) 312system.physmem_1.actBackEnergy 1228704019020 # Energy for active background per rank (pJ) 313system.physmem_1.preBackEnergy 29716422156750 # Energy for precharge background per rank (pJ) 314system.physmem_1.totalEnergy 34308639338400 # Total energy per rank (pJ) 315system.physmem_1.averagePower 668.475289 # Core power per rank (mW) 316system.physmem_1.memoryStateTime::IDLE 49435820968594 # Time in different power states 317system.physmem_1.memoryStateTime::REF 1713811840000 # Time in different power states 318system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 319system.physmem_1.memoryStateTime::ACT 174088371406 # Time in different power states 320system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 321system.realview.nvmem.bytes_read::cpu.inst 400 # Number of bytes read from this memory 322system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory 323system.realview.nvmem.bytes_read::total 436 # Number of bytes read from this memory 324system.realview.nvmem.bytes_inst_read::cpu.inst 400 # Number of instructions bytes read from this memory 325system.realview.nvmem.bytes_inst_read::total 400 # Number of instructions bytes read from this memory 326system.realview.nvmem.num_reads::cpu.inst 25 # Number of read requests responded to by this memory 327system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory 328system.realview.nvmem.num_reads::total 30 # Number of read requests responded to by this memory 329system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s) 330system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s) 331system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) 332system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s) 333system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) 334system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s) 335system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) 336system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) 337system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 338system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 339system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 340system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. 341system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. 342system.cf0.dma_write_txs 1669 # Number of DMA write transactions. 343system.cpu.branchPred.lookups 225557622 # Number of BP lookups 344system.cpu.branchPred.condPredicted 150824960 # Number of conditional branches predicted 345system.cpu.branchPred.condIncorrect 12221670 # Number of conditional branches incorrect 346system.cpu.branchPred.BTBLookups 159273353 # Number of BTB lookups 347system.cpu.branchPred.BTBHits 104130221 # Number of BTB hits 348system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 349system.cpu.branchPred.BTBHitPct 65.378307 # BTB Hit Percentage 350system.cpu.branchPred.usedRAS 30957399 # Number of times the RAS was used to get a target. 351system.cpu.branchPred.RASInCorrect 344598 # Number of incorrect RAS predictions. 352system.cpu_clk_domain.clock 500 # Clock period in ticks 353system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 354system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 355system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 356system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 357system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 358system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 359system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 360system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 361system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 362system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 363system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 364system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 365system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 366system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 367system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 368system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 369system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 370system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 371system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 372system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 373system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 374system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 375system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 376system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 377system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 378system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 379system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 380system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 381system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 382system.cpu.dtb.walker.walks 951838 # Table walker walks requested 383system.cpu.dtb.walker.walksLong 951838 # Table walker walks initiated with long descriptors 384system.cpu.dtb.walker.walksLongTerminationLevel::Level2 16475 # Level at which table walker walks with long descriptors terminate 385system.cpu.dtb.walker.walksLongTerminationLevel::Level3 156308 # Level at which table walker walks with long descriptors terminate 386system.cpu.dtb.walker.walksSquashedBefore 435006 # Table walks squashed before starting 387system.cpu.dtb.walker.walkWaitTime::samples 516832 # Table walker wait (enqueue to first request) latency 388system.cpu.dtb.walker.walkWaitTime::mean 1986.510123 # Table walker wait (enqueue to first request) latency 389system.cpu.dtb.walker.walkWaitTime::stdev 12487.736879 # Table walker wait (enqueue to first request) latency 390system.cpu.dtb.walker.walkWaitTime::0-32767 508349 98.36% 98.36% # Table walker wait (enqueue to first request) latency 391system.cpu.dtb.walker.walkWaitTime::32768-65535 5443 1.05% 99.41% # Table walker wait (enqueue to first request) latency 392system.cpu.dtb.walker.walkWaitTime::65536-98303 1244 0.24% 99.65% # Table walker wait (enqueue to first request) latency 393system.cpu.dtb.walker.walkWaitTime::98304-131071 1085 0.21% 99.86% # Table walker wait (enqueue to first request) latency 394system.cpu.dtb.walker.walkWaitTime::131072-163839 165 0.03% 99.89% # Table walker wait (enqueue to first request) latency 395system.cpu.dtb.walker.walkWaitTime::163840-196607 178 0.03% 99.93% # Table walker wait (enqueue to first request) latency 396system.cpu.dtb.walker.walkWaitTime::196608-229375 121 0.02% 99.95% # Table walker wait (enqueue to first request) latency 397system.cpu.dtb.walker.walkWaitTime::229376-262143 54 0.01% 99.96% # Table walker wait (enqueue to first request) latency 398system.cpu.dtb.walker.walkWaitTime::262144-294911 95 0.02% 99.98% # Table walker wait (enqueue to first request) latency 399system.cpu.dtb.walker.walkWaitTime::294912-327679 7 0.00% 99.98% # Table walker wait (enqueue to first request) latency 400system.cpu.dtb.walker.walkWaitTime::327680-360447 5 0.00% 99.98% # Table walker wait (enqueue to first request) latency 401system.cpu.dtb.walker.walkWaitTime::360448-393215 38 0.01% 99.99% # Table walker wait (enqueue to first request) latency 402system.cpu.dtb.walker.walkWaitTime::393216-425983 41 0.01% 100.00% # Table walker wait (enqueue to first request) latency 403system.cpu.dtb.walker.walkWaitTime::425984-458751 7 0.00% 100.00% # Table walker wait (enqueue to first request) latency 404system.cpu.dtb.walker.walkWaitTime::total 516832 # Table walker wait (enqueue to first request) latency 405system.cpu.dtb.walker.walkCompletionTime::samples 485267 # Table walker service (enqueue to completion) latency 406system.cpu.dtb.walker.walkCompletionTime::mean 21943.293074 # Table walker service (enqueue to completion) latency 407system.cpu.dtb.walker.walkCompletionTime::gmean 17562.054008 # Table walker service (enqueue to completion) latency 408system.cpu.dtb.walker.walkCompletionTime::stdev 15786.896980 # Table walker service (enqueue to completion) latency 409system.cpu.dtb.walker.walkCompletionTime::0-65535 475094 97.90% 97.90% # Table walker service (enqueue to completion) latency 410system.cpu.dtb.walker.walkCompletionTime::65536-131071 9290 1.91% 99.82% # Table walker service (enqueue to completion) latency 411system.cpu.dtb.walker.walkCompletionTime::131072-196607 546 0.11% 99.93% # Table walker service (enqueue to completion) latency 412system.cpu.dtb.walker.walkCompletionTime::196608-262143 199 0.04% 99.97% # Table walker service (enqueue to completion) latency 413system.cpu.dtb.walker.walkCompletionTime::262144-327679 82 0.02% 99.99% # Table walker service (enqueue to completion) latency 414system.cpu.dtb.walker.walkCompletionTime::327680-393215 29 0.01% 99.99% # Table walker service (enqueue to completion) latency 415system.cpu.dtb.walker.walkCompletionTime::393216-458751 20 0.00% 100.00% # Table walker service (enqueue to completion) latency 416system.cpu.dtb.walker.walkCompletionTime::458752-524287 5 0.00% 100.00% # Table walker service (enqueue to completion) latency 417system.cpu.dtb.walker.walkCompletionTime::589824-655359 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 418system.cpu.dtb.walker.walkCompletionTime::total 485267 # Table walker service (enqueue to completion) latency 419system.cpu.dtb.walker.walksPending::samples 776250627376 # Table walker pending requests distribution 420system.cpu.dtb.walker.walksPending::mean 0.722476 # Table walker pending requests distribution 421system.cpu.dtb.walker.walksPending::stdev 0.519579 # Table walker pending requests distribution 422system.cpu.dtb.walker.walksPending::0-1 774163165376 99.73% 99.73% # Table walker pending requests distribution 423system.cpu.dtb.walker.walksPending::2-3 1120728500 0.14% 99.88% # Table walker pending requests distribution 424system.cpu.dtb.walker.walksPending::4-5 435636500 0.06% 99.93% # Table walker pending requests distribution 425system.cpu.dtb.walker.walksPending::6-7 187638500 0.02% 99.96% # Table walker pending requests distribution 426system.cpu.dtb.walker.walksPending::8-9 148036000 0.02% 99.97% # Table walker pending requests distribution 427system.cpu.dtb.walker.walksPending::10-11 113935000 0.01% 99.99% # Table walker pending requests distribution 428system.cpu.dtb.walker.walksPending::12-13 26323500 0.00% 99.99% # Table walker pending requests distribution 429system.cpu.dtb.walker.walksPending::14-15 52542500 0.01% 100.00% # Table walker pending requests distribution 430system.cpu.dtb.walker.walksPending::16-17 2621500 0.00% 100.00% # Table walker pending requests distribution 431system.cpu.dtb.walker.walksPending::total 776250627376 # Table walker pending requests distribution 432system.cpu.dtb.walker.walkPageSizes::4K 156309 90.46% 90.46% # Table walker page sizes translated 433system.cpu.dtb.walker.walkPageSizes::2M 16475 9.54% 100.00% # Table walker page sizes translated 434system.cpu.dtb.walker.walkPageSizes::total 172784 # Table walker page sizes translated 435system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 951838 # Table walker requests started/completed, data/inst 436system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 437system.cpu.dtb.walker.walkRequestOrigin_Requested::total 951838 # Table walker requests started/completed, data/inst 438system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 172784 # Table walker requests started/completed, data/inst 439system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 440system.cpu.dtb.walker.walkRequestOrigin_Completed::total 172784 # Table walker requests started/completed, data/inst 441system.cpu.dtb.walker.walkRequestOrigin::total 1124622 # Table walker requests started/completed, data/inst 442system.cpu.dtb.inst_hits 0 # ITB inst hits 443system.cpu.dtb.inst_misses 0 # ITB inst misses 444system.cpu.dtb.read_hits 170417440 # DTB read hits 445system.cpu.dtb.read_misses 677013 # DTB read misses 446system.cpu.dtb.write_hits 148384109 # DTB write hits 447system.cpu.dtb.write_misses 274825 # DTB write misses 448system.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed 449system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 450system.cpu.dtb.flush_tlb_mva_asid 39714 # Number of times TLB was flushed by MVA & ASID 451system.cpu.dtb.flush_tlb_asid 1025 # Number of times TLB was flushed by ASID 452system.cpu.dtb.flush_entries 72556 # Number of entries that have been flushed from TLB 453system.cpu.dtb.align_faults 110 # Number of TLB faults due to alignment restrictions 454system.cpu.dtb.prefetch_faults 10696 # Number of TLB faults due to prefetch 455system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 456system.cpu.dtb.perms_faults 70061 # Number of TLB faults due to permissions restrictions 457system.cpu.dtb.read_accesses 171094453 # DTB read accesses 458system.cpu.dtb.write_accesses 148658934 # DTB write accesses 459system.cpu.dtb.inst_accesses 0 # ITB inst accesses 460system.cpu.dtb.hits 318801549 # DTB hits 461system.cpu.dtb.misses 951838 # DTB misses 462system.cpu.dtb.accesses 319753387 # DTB accesses 463system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 464system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 465system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 466system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 467system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 468system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 469system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 470system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 471system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 472system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 473system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 474system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 475system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 476system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 477system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 478system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 479system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 480system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 481system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 482system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 483system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 484system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 485system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 486system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 487system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 488system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 489system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 490system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 491system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 492system.cpu.itb.walker.walks 162167 # Table walker walks requested 493system.cpu.itb.walker.walksLong 162167 # Table walker walks initiated with long descriptors 494system.cpu.itb.walker.walksLongTerminationLevel::Level2 1433 # Level at which table walker walks with long descriptors terminate 495system.cpu.itb.walker.walksLongTerminationLevel::Level3 122178 # Level at which table walker walks with long descriptors terminate 496system.cpu.itb.walker.walksSquashedBefore 17760 # Table walks squashed before starting 497system.cpu.itb.walker.walkWaitTime::samples 144407 # Table walker wait (enqueue to first request) latency 498system.cpu.itb.walker.walkWaitTime::mean 1087.128740 # Table walker wait (enqueue to first request) latency 499system.cpu.itb.walker.walkWaitTime::stdev 7079.961036 # Table walker wait (enqueue to first request) latency 500system.cpu.itb.walker.walkWaitTime::0-32767 143546 99.40% 99.40% # Table walker wait (enqueue to first request) latency 501system.cpu.itb.walker.walkWaitTime::32768-65535 491 0.34% 99.74% # Table walker wait (enqueue to first request) latency 502system.cpu.itb.walker.walkWaitTime::65536-98303 245 0.17% 99.91% # Table walker wait (enqueue to first request) latency 503system.cpu.itb.walker.walkWaitTime::98304-131071 86 0.06% 99.97% # Table walker wait (enqueue to first request) latency 504system.cpu.itb.walker.walkWaitTime::131072-163839 14 0.01% 99.98% # Table walker wait (enqueue to first request) latency 505system.cpu.itb.walker.walkWaitTime::163840-196607 13 0.01% 99.99% # Table walker wait (enqueue to first request) latency 506system.cpu.itb.walker.walkWaitTime::196608-229375 1 0.00% 99.99% # Table walker wait (enqueue to first request) latency 507system.cpu.itb.walker.walkWaitTime::229376-262143 3 0.00% 99.99% # Table walker wait (enqueue to first request) latency 508system.cpu.itb.walker.walkWaitTime::262144-294911 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 509system.cpu.itb.walker.walkWaitTime::294912-327679 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency 510system.cpu.itb.walker.walkWaitTime::327680-360447 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 511system.cpu.itb.walker.walkWaitTime::total 144407 # Table walker wait (enqueue to first request) latency 512system.cpu.itb.walker.walkCompletionTime::samples 141371 # Table walker service (enqueue to completion) latency 513system.cpu.itb.walker.walkCompletionTime::mean 27408.566821 # Table walker service (enqueue to completion) latency 514system.cpu.itb.walker.walkCompletionTime::gmean 23535.121999 # Table walker service (enqueue to completion) latency 515system.cpu.itb.walker.walkCompletionTime::stdev 16611.953111 # Table walker service (enqueue to completion) latency 516system.cpu.itb.walker.walkCompletionTime::0-65535 138940 98.28% 98.28% # Table walker service (enqueue to completion) latency 517system.cpu.itb.walker.walkCompletionTime::65536-131071 2106 1.49% 99.77% # Table walker service (enqueue to completion) latency 518system.cpu.itb.walker.walkCompletionTime::131072-196607 209 0.15% 99.92% # Table walker service (enqueue to completion) latency 519system.cpu.itb.walker.walkCompletionTime::196608-262143 62 0.04% 99.96% # Table walker service (enqueue to completion) latency 520system.cpu.itb.walker.walkCompletionTime::262144-327679 27 0.02% 99.98% # Table walker service (enqueue to completion) latency 521system.cpu.itb.walker.walkCompletionTime::327680-393215 18 0.01% 99.99% # Table walker service (enqueue to completion) latency 522system.cpu.itb.walker.walkCompletionTime::393216-458751 7 0.00% 100.00% # Table walker service (enqueue to completion) latency 523system.cpu.itb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 524system.cpu.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 525system.cpu.itb.walker.walkCompletionTime::total 141371 # Table walker service (enqueue to completion) latency 526system.cpu.itb.walker.walksPending::samples 655988501088 # Table walker pending requests distribution 527system.cpu.itb.walker.walksPending::mean 0.936740 # Table walker pending requests distribution 528system.cpu.itb.walker.walksPending::stdev 0.243710 # Table walker pending requests distribution 529system.cpu.itb.walker.walksPending::0 41542191152 6.33% 6.33% # Table walker pending requests distribution 530system.cpu.itb.walker.walksPending::1 614402729936 93.66% 99.99% # Table walker pending requests distribution 531system.cpu.itb.walker.walksPending::2 43110500 0.01% 100.00% # Table walker pending requests distribution 532system.cpu.itb.walker.walksPending::3 467500 0.00% 100.00% # Table walker pending requests distribution 533system.cpu.itb.walker.walksPending::4 2000 0.00% 100.00% # Table walker pending requests distribution 534system.cpu.itb.walker.walksPending::total 655988501088 # Table walker pending requests distribution 535system.cpu.itb.walker.walkPageSizes::4K 122178 98.84% 98.84% # Table walker page sizes translated 536system.cpu.itb.walker.walkPageSizes::2M 1433 1.16% 100.00% # Table walker page sizes translated 537system.cpu.itb.walker.walkPageSizes::total 123611 # Table walker page sizes translated 538system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 539system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 162167 # Table walker requests started/completed, data/inst 540system.cpu.itb.walker.walkRequestOrigin_Requested::total 162167 # Table walker requests started/completed, data/inst 541system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 542system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 123611 # Table walker requests started/completed, data/inst 543system.cpu.itb.walker.walkRequestOrigin_Completed::total 123611 # Table walker requests started/completed, data/inst 544system.cpu.itb.walker.walkRequestOrigin::total 285778 # Table walker requests started/completed, data/inst 545system.cpu.itb.inst_hits 358625455 # ITB inst hits 546system.cpu.itb.inst_misses 162167 # ITB inst misses 547system.cpu.itb.read_hits 0 # DTB read hits 548system.cpu.itb.read_misses 0 # DTB read misses 549system.cpu.itb.write_hits 0 # DTB write hits 550system.cpu.itb.write_misses 0 # DTB write misses 551system.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed 552system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 553system.cpu.itb.flush_tlb_mva_asid 39714 # Number of times TLB was flushed by MVA & ASID 554system.cpu.itb.flush_tlb_asid 1025 # Number of times TLB was flushed by ASID 555system.cpu.itb.flush_entries 53363 # Number of entries that have been flushed from TLB 556system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 557system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 558system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 559system.cpu.itb.perms_faults 372145 # Number of TLB faults due to permissions restrictions 560system.cpu.itb.read_accesses 0 # DTB read accesses 561system.cpu.itb.write_accesses 0 # DTB write accesses 562system.cpu.itb.inst_accesses 358787622 # ITB inst accesses 563system.cpu.itb.hits 358625455 # DTB hits 564system.cpu.itb.misses 162167 # DTB misses 565system.cpu.itb.accesses 358787622 # DTB accesses 566system.cpu.numCycles 1590418745 # number of cpu cycles simulated 567system.cpu.numWorkItemsStarted 0 # number of work items this cpu started 568system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 569system.cpu.fetch.icacheStallCycles 646410999 # Number of cycles fetch is stalled on an Icache miss 570system.cpu.fetch.Insts 1006402404 # Number of instructions fetch has processed 571system.cpu.fetch.Branches 225557622 # Number of branches that fetch encountered 572system.cpu.fetch.predictedBranches 135087620 # Number of branches that fetch has predicted taken 573system.cpu.fetch.Cycles 866562323 # Number of cycles fetch has run and was not squashing or blocked 574system.cpu.fetch.SquashCycles 26107474 # Number of cycles fetch has spent squashing 575system.cpu.fetch.TlbCycles 3678311 # Number of cycles fetch has spent waiting for tlb 576system.cpu.fetch.MiscStallCycles 25439 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 577system.cpu.fetch.PendingTrapStallCycles 9275413 # Number of stall cycles due to pending traps 578system.cpu.fetch.PendingQuiesceStallCycles 1023850 # Number of stall cycles due to pending quiesce instructions 579system.cpu.fetch.IcacheWaitRetryStallCycles 676 # Number of stall cycles due to full MSHR 580system.cpu.fetch.CacheLines 358236204 # Number of cache lines fetched 581system.cpu.fetch.IcacheSquashes 6112300 # Number of outstanding Icache misses that were squashed 582system.cpu.fetch.ItlbSquashes 49056 # Number of outstanding ITLB misses that were squashed 583system.cpu.fetch.rateDist::samples 1540030748 # Number of instructions fetched each cycle (Total) 584system.cpu.fetch.rateDist::mean 0.765724 # Number of instructions fetched each cycle (Total) 585system.cpu.fetch.rateDist::stdev 1.157325 # Number of instructions fetched each cycle (Total) 586system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 587system.cpu.fetch.rateDist::0 979927440 63.63% 63.63% # Number of instructions fetched each cycle (Total) 588system.cpu.fetch.rateDist::1 215057699 13.96% 77.59% # Number of instructions fetched each cycle (Total) 589system.cpu.fetch.rateDist::2 70955696 4.61% 82.20% # Number of instructions fetched each cycle (Total) 590system.cpu.fetch.rateDist::3 274089913 17.80% 100.00% # Number of instructions fetched each cycle (Total) 591system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 592system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 593system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 594system.cpu.fetch.rateDist::total 1540030748 # Number of instructions fetched each cycle (Total) 595system.cpu.fetch.branchRate 0.141823 # Number of branch fetches per cycle 596system.cpu.fetch.rate 0.632791 # Number of inst fetches per cycle 597system.cpu.decode.IdleCycles 525466953 # Number of cycles decode is idle 598system.cpu.decode.BlockedCycles 519947088 # Number of cycles decode is blocked 599system.cpu.decode.RunCycles 434864784 # Number of cycles decode is running 600system.cpu.decode.UnblockCycles 50506307 # Number of cycles decode is unblocking 601system.cpu.decode.SquashCycles 9245616 # Number of cycles decode is squashing 602system.cpu.decode.BranchResolved 33796734 # Number of times decode resolved a branch 603system.cpu.decode.BranchMispred 3867997 # Number of times decode detected a branch misprediction 604system.cpu.decode.DecodedInsts 1090931528 # Number of instructions handled by decode 605system.cpu.decode.SquashedInsts 29050280 # Number of squashed instructions handled by decode 606system.cpu.rename.SquashCycles 9245616 # Number of cycles rename is squashing 607system.cpu.rename.IdleCycles 570424085 # Number of cycles rename is idle 608system.cpu.rename.BlockCycles 50840114 # Number of cycles rename is blocking 609system.cpu.rename.serializeStallCycles 363017689 # count of cycles rename stalled for serializing inst 610system.cpu.rename.RunCycles 440398811 # Number of cycles rename is running 611system.cpu.rename.UnblockCycles 106104433 # Number of cycles rename is unblocking 612system.cpu.rename.RenamedInsts 1071115355 # Number of instructions processed by rename 613system.cpu.rename.SquashedInsts 6801917 # Number of squashed instructions processed by rename 614system.cpu.rename.ROBFullEvents 5040663 # Number of times rename has blocked due to ROB full 615system.cpu.rename.IQFullEvents 343395 # Number of times rename has blocked due to IQ full 616system.cpu.rename.LQFullEvents 645255 # Number of times rename has blocked due to LQ full 617system.cpu.rename.SQFullEvents 54344412 # Number of times rename has blocked due to SQ full 618system.cpu.rename.FullRegisterEvents 20434 # Number of times there has been no free registers 619system.cpu.rename.RenamedOperands 1018974666 # Number of destination operands rename has renamed 620system.cpu.rename.RenameLookups 1651092433 # Number of register rename lookups that rename has made 621system.cpu.rename.int_rename_lookups 1266893179 # Number of integer rename lookups 622system.cpu.rename.fp_rename_lookups 1473696 # Number of floating rename lookups 623system.cpu.rename.CommittedMaps 953236782 # Number of HB maps that are committed 624system.cpu.rename.UndoneMaps 65737881 # Number of HB maps that are undone due to squashing 625system.cpu.rename.serializingInsts 27206823 # count of serializing insts renamed 626system.cpu.rename.tempSerializingInsts 23528426 # count of temporary serializing insts renamed 627system.cpu.rename.skidInsts 103688094 # count of insts added to the skid buffer 628system.cpu.memDep0.insertedLoads 174464093 # Number of loads inserted to the mem dependence unit. 629system.cpu.memDep0.insertedStores 151959443 # Number of stores inserted to the mem dependence unit. 630system.cpu.memDep0.conflictingLoads 9931077 # Number of conflicting loads. 631system.cpu.memDep0.conflictingStores 9032567 # Number of conflicting stores. 632system.cpu.iq.iqInstsAdded 1035787653 # Number of instructions added to the IQ (excludes non-spec) 633system.cpu.iq.iqNonSpecInstsAdded 27506074 # Number of non-speculative instructions added to the IQ 634system.cpu.iq.iqInstsIssued 1051526043 # Number of instructions issued 635system.cpu.iq.iqSquashedInstsIssued 3293799 # Number of squashed instructions issued 636system.cpu.iq.iqSquashedInstsExamined 60619533 # Number of squashed instructions iterated over during squash; mainly for profiling 637system.cpu.iq.iqSquashedOperandsExamined 33780075 # Number of squashed operands that are examined and possibly removed from graph 638system.cpu.iq.iqSquashedNonSpecRemoved 314140 # Number of squashed non-spec instructions that were removed 639system.cpu.iq.issued_per_cycle::samples 1540030748 # Number of insts issued each cycle 640system.cpu.iq.issued_per_cycle::mean 0.682795 # Number of insts issued each cycle 641system.cpu.iq.issued_per_cycle::stdev 0.925415 # Number of insts issued each cycle 642system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 643system.cpu.iq.issued_per_cycle::0 888949202 57.72% 57.72% # Number of insts issued each cycle 644system.cpu.iq.issued_per_cycle::1 336251490 21.83% 79.56% # Number of insts issued each cycle 645system.cpu.iq.issued_per_cycle::2 235798342 15.31% 94.87% # Number of insts issued each cycle 646system.cpu.iq.issued_per_cycle::3 72468185 4.71% 99.57% # Number of insts issued each cycle 647system.cpu.iq.issued_per_cycle::4 6544331 0.42% 100.00% # Number of insts issued each cycle 648system.cpu.iq.issued_per_cycle::5 19198 0.00% 100.00% # Number of insts issued each cycle 649system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 650system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 651system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 652system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 653system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 654system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 655system.cpu.iq.issued_per_cycle::total 1540030748 # Number of insts issued each cycle 656system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 657system.cpu.iq.fu_full::IntAlu 58035888 35.01% 35.01% # attempts to use FU when none available 658system.cpu.iq.fu_full::IntMult 99674 0.06% 35.07% # attempts to use FU when none available 659system.cpu.iq.fu_full::IntDiv 26738 0.02% 35.09% # attempts to use FU when none available 660system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.09% # attempts to use FU when none available 661system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.09% # attempts to use FU when none available 662system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.09% # attempts to use FU when none available 663system.cpu.iq.fu_full::FloatMult 0 0.00% 35.09% # attempts to use FU when none available 664system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.09% # attempts to use FU when none available 665system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.09% # attempts to use FU when none available 666system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.09% # attempts to use FU when none available 667system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.09% # attempts to use FU when none available 668system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.09% # attempts to use FU when none available 669system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.09% # attempts to use FU when none available 670system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.09% # attempts to use FU when none available 671system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.09% # attempts to use FU when none available 672system.cpu.iq.fu_full::SimdMult 0 0.00% 35.09% # attempts to use FU when none available 673system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.09% # attempts to use FU when none available 674system.cpu.iq.fu_full::SimdShift 0 0.00% 35.09% # attempts to use FU when none available 675system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.09% # attempts to use FU when none available 676system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.09% # attempts to use FU when none available 677system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.09% # attempts to use FU when none available 678system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.09% # attempts to use FU when none available 679system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.09% # attempts to use FU when none available 680system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.09% # attempts to use FU when none available 681system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.09% # attempts to use FU when none available 682system.cpu.iq.fu_full::SimdFloatMisc 574 0.00% 35.09% # attempts to use FU when none available 683system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.09% # attempts to use FU when none available 684system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.09% # attempts to use FU when none available 685system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.09% # attempts to use FU when none available 686system.cpu.iq.fu_full::MemRead 44566242 26.88% 61.97% # attempts to use FU when none available 687system.cpu.iq.fu_full::MemWrite 63041416 38.03% 100.00% # attempts to use FU when none available 688system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 689system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 690system.cpu.iq.FU_type_0::No_OpClass 11 0.00% 0.00% # Type of FU issued 691system.cpu.iq.FU_type_0::IntAlu 724142674 68.87% 68.87% # Type of FU issued 692system.cpu.iq.FU_type_0::IntMult 2543730 0.24% 69.11% # Type of FU issued 693system.cpu.iq.FU_type_0::IntDiv 122779 0.01% 69.12% # Type of FU issued 694system.cpu.iq.FU_type_0::FloatAdd 376 0.00% 69.12% # Type of FU issued 695system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 69.12% # Type of FU issued 696system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 69.12% # Type of FU issued 697system.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.12% # Type of FU issued 698system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 69.12% # Type of FU issued 699system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 69.12% # Type of FU issued 700system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 69.12% # Type of FU issued 701system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 69.12% # Type of FU issued 702system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 69.12% # Type of FU issued 703system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 69.12% # Type of FU issued 704system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 69.12% # Type of FU issued 705system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 69.12% # Type of FU issued 706system.cpu.iq.FU_type_0::SimdMult 0 0.00% 69.12% # Type of FU issued 707system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 69.12% # Type of FU issued 708system.cpu.iq.FU_type_0::SimdShift 0 0.00% 69.12% # Type of FU issued 709system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.12% # Type of FU issued 710system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 69.12% # Type of FU issued 711system.cpu.iq.FU_type_0::SimdFloatAdd 8 0.00% 69.12% # Type of FU issued 712system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.12% # Type of FU issued 713system.cpu.iq.FU_type_0::SimdFloatCmp 15 0.00% 69.12% # Type of FU issued 714system.cpu.iq.FU_type_0::SimdFloatCvt 23 0.00% 69.12% # Type of FU issued 715system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.12% # Type of FU issued 716system.cpu.iq.FU_type_0::SimdFloatMisc 121012 0.01% 69.13% # Type of FU issued 717system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.13% # Type of FU issued 718system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.13% # Type of FU issued 719system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.13% # Type of FU issued 720system.cpu.iq.FU_type_0::MemRead 174312709 16.58% 85.71% # Type of FU issued 721system.cpu.iq.FU_type_0::MemWrite 150282706 14.29% 100.00% # Type of FU issued 722system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 723system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 724system.cpu.iq.FU_type_0::total 1051526043 # Type of FU issued 725system.cpu.iq.rate 0.661163 # Inst issue rate 726system.cpu.iq.fu_busy_cnt 165770532 # FU busy when requested 727system.cpu.iq.fu_busy_rate 0.157648 # FU busy rate (busy events/executed inst) 728system.cpu.iq.int_inst_queue_reads 3809671307 # Number of integer instruction queue reads 729system.cpu.iq.int_inst_queue_writes 1123107931 # Number of integer instruction queue writes 730system.cpu.iq.int_inst_queue_wakeup_accesses 1033541701 # Number of integer instruction queue wakeup accesses 731system.cpu.iq.fp_inst_queue_reads 2475857 # Number of floating instruction queue reads 732system.cpu.iq.fp_inst_queue_writes 947397 # Number of floating instruction queue writes 733system.cpu.iq.fp_inst_queue_wakeup_accesses 910004 # Number of floating instruction queue wakeup accesses 734system.cpu.iq.int_alu_accesses 1215741366 # Number of integer alu accesses 735system.cpu.iq.fp_alu_accesses 1555198 # Number of floating point alu accesses 736system.cpu.iew.lsq.thread0.forwLoads 4333965 # Number of loads that had data forwarded from stores 737system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 738system.cpu.iew.lsq.thread0.squashedLoads 13839303 # Number of loads squashed 739system.cpu.iew.lsq.thread0.ignoredResponses 14833 # Number of memory responses ignored because the instruction is squashed 740system.cpu.iew.lsq.thread0.memOrderViolation 143349 # Number of memory ordering violations 741system.cpu.iew.lsq.thread0.squashedStores 6338712 # Number of stores squashed 742system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 743system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 744system.cpu.iew.lsq.thread0.rescheduledLoads 2540349 # Number of loads that were rescheduled 745system.cpu.iew.lsq.thread0.cacheBlocked 1552925 # Number of times an access to memory failed due to the cache being blocked 746system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 747system.cpu.iew.iewSquashCycles 9245616 # Number of cycles IEW is squashing 748system.cpu.iew.iewBlockCycles 6389360 # Number of cycles IEW is blocking 749system.cpu.iew.iewUnblockCycles 5797347 # Number of cycles IEW is unblocking 750system.cpu.iew.iewDispatchedInsts 1063516239 # Number of instructions dispatched to IQ 751system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 752system.cpu.iew.iewDispLoadInsts 174464093 # Number of dispatched load instructions 753system.cpu.iew.iewDispStoreInsts 151959443 # Number of dispatched store instructions 754system.cpu.iew.iewDispNonSpecInsts 23100216 # Number of dispatched non-speculative instructions 755system.cpu.iew.iewIQFullEvents 59008 # Number of times the IQ has become full, causing a stall 756system.cpu.iew.iewLSQFullEvents 5663632 # Number of times the LSQ has become full, causing a stall 757system.cpu.iew.memOrderViolationEvents 143349 # Number of memory order violations 758system.cpu.iew.predictedTakenIncorrect 3667729 # Number of branches that were predicted taken incorrectly 759system.cpu.iew.predictedNotTakenIncorrect 5111764 # Number of branches that were predicted not taken incorrectly 760system.cpu.iew.branchMispredicts 8779493 # Number of branch mispredicts detected at execute 761system.cpu.iew.iewExecutedInsts 1040328227 # Number of executed instructions 762system.cpu.iew.iewExecLoadInsts 170406440 # Number of load instructions executed 763system.cpu.iew.iewExecSquashedInsts 10257681 # Number of squashed instructions skipped in execute 764system.cpu.iew.exec_swp 0 # number of swp insts executed 765system.cpu.iew.exec_nop 222512 # number of nop insts executed 766system.cpu.iew.exec_refs 318786335 # number of memory reference insts executed 767system.cpu.iew.exec_branches 197400349 # Number of branches executed 768system.cpu.iew.exec_stores 148379895 # Number of stores executed 769system.cpu.iew.exec_rate 0.654122 # Inst execution rate 770system.cpu.iew.wb_sent 1035262700 # cumulative count of insts sent to commit 771system.cpu.iew.wb_count 1034451705 # cumulative count of insts written-back 772system.cpu.iew.wb_producers 440415620 # num instructions producing a value 773system.cpu.iew.wb_consumers 712619707 # num instructions consuming a value 774system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ 775system.cpu.iew.wb_rate 0.650427 # insts written-back per cycle 776system.cpu.iew.wb_fanout 0.618023 # average fanout of values written-back 777system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ 778system.cpu.commit.commitSquashedInsts 51498978 # The number of squashed insts skipped by commit 779system.cpu.commit.commitNonSpecStalls 27191934 # The number of times commit has been forced to stall to communicate backwards 780system.cpu.commit.branchMispredicts 8413549 # The number of times a branch was mispredicted 781system.cpu.commit.committed_per_cycle::samples 1528028900 # Number of insts commited each cycle 782system.cpu.commit.committed_per_cycle::mean 0.656188 # Number of insts commited each cycle 783system.cpu.commit.committed_per_cycle::stdev 1.286676 # Number of insts commited each cycle 784system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 785system.cpu.commit.committed_per_cycle::0 1013092181 66.30% 66.30% # Number of insts commited each cycle 786system.cpu.commit.committed_per_cycle::1 289858237 18.97% 85.27% # Number of insts commited each cycle 787system.cpu.commit.committed_per_cycle::2 121052617 7.92% 93.19% # Number of insts commited each cycle 788system.cpu.commit.committed_per_cycle::3 36682667 2.40% 95.59% # Number of insts commited each cycle 789system.cpu.commit.committed_per_cycle::4 28563883 1.87% 97.46% # Number of insts commited each cycle 790system.cpu.commit.committed_per_cycle::5 14105791 0.92% 98.39% # Number of insts commited each cycle 791system.cpu.commit.committed_per_cycle::6 8655946 0.57% 98.95% # Number of insts commited each cycle 792system.cpu.commit.committed_per_cycle::7 4198069 0.27% 99.23% # Number of insts commited each cycle 793system.cpu.commit.committed_per_cycle::8 11819509 0.77% 100.00% # Number of insts commited each cycle 794system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 795system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 796system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 797system.cpu.commit.committed_per_cycle::total 1528028900 # Number of insts commited each cycle 798system.cpu.commit.committedInsts 853325819 # Number of instructions committed 799system.cpu.commit.committedOps 1002674190 # Number of ops (including micro ops) committed 800system.cpu.commit.swp_count 0 # Number of s/w prefetches committed 801system.cpu.commit.refs 306245520 # Number of memory references committed 802system.cpu.commit.loads 160624789 # Number of loads committed 803system.cpu.commit.membars 6977905 # Number of memory barriers committed 804system.cpu.commit.branches 190474151 # Number of branches committed 805system.cpu.commit.fp_insts 896785 # Number of committed floating point instructions. 806system.cpu.commit.int_insts 921116747 # Number of committed integer instructions. 807system.cpu.commit.function_calls 25400785 # Number of function calls committed. 808system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 809system.cpu.commit.op_class_0::IntAlu 694059947 69.22% 69.22% # Class of committed instruction 810system.cpu.commit.op_class_0::IntMult 2158876 0.22% 69.44% # Class of committed instruction 811system.cpu.commit.op_class_0::IntDiv 98131 0.01% 69.45% # Class of committed instruction 812system.cpu.commit.op_class_0::FloatAdd 0 0.00% 69.45% # Class of committed instruction 813system.cpu.commit.op_class_0::FloatCmp 0 0.00% 69.45% # Class of committed instruction 814system.cpu.commit.op_class_0::FloatCvt 0 0.00% 69.45% # Class of committed instruction 815system.cpu.commit.op_class_0::FloatMult 0 0.00% 69.45% # Class of committed instruction 816system.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.45% # Class of committed instruction 817system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.45% # Class of committed instruction 818system.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.45% # Class of committed instruction 819system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.45% # Class of committed instruction 820system.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.45% # Class of committed instruction 821system.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.45% # Class of committed instruction 822system.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.45% # Class of committed instruction 823system.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.45% # Class of committed instruction 824system.cpu.commit.op_class_0::SimdMult 0 0.00% 69.45% # Class of committed instruction 825system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.45% # Class of committed instruction 826system.cpu.commit.op_class_0::SimdShift 0 0.00% 69.45% # Class of committed instruction 827system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.45% # Class of committed instruction 828system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.45% # Class of committed instruction 829system.cpu.commit.op_class_0::SimdFloatAdd 8 0.00% 69.45% # Class of committed instruction 830system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.45% # Class of committed instruction 831system.cpu.commit.op_class_0::SimdFloatCmp 13 0.00% 69.45% # Class of committed instruction 832system.cpu.commit.op_class_0::SimdFloatCvt 21 0.00% 69.45% # Class of committed instruction 833system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.45% # Class of committed instruction 834system.cpu.commit.op_class_0::SimdFloatMisc 111674 0.01% 69.46% # Class of committed instruction 835system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.46% # Class of committed instruction 836system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.46% # Class of committed instruction 837system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.46% # Class of committed instruction 838system.cpu.commit.op_class_0::MemRead 160624789 16.02% 85.48% # Class of committed instruction 839system.cpu.commit.op_class_0::MemWrite 145620731 14.52% 100.00% # Class of committed instruction 840system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 841system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 842system.cpu.commit.op_class_0::total 1002674190 # Class of committed instruction 843system.cpu.commit.bw_lim_events 11819509 # number cycles where commit BW limit reached 844system.cpu.rob.rob_reads 2562796067 # The number of ROB reads 845system.cpu.rob.rob_writes 2120254358 # The number of ROB writes 846system.cpu.timesIdled 8129447 # Number of times that the entire CPU went into an idle state and unscheduled itself 847system.cpu.idleCycles 50387997 # Total number of cycles that the CPU has spent unscheduled due to idling 848system.cpu.quiesceCycles 101057024238 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 849system.cpu.committedInsts 853325819 # Number of Instructions Simulated 850system.cpu.committedOps 1002674190 # Number of Ops (including micro ops) Simulated 851system.cpu.cpi 1.863788 # CPI: Cycles Per Instruction 852system.cpu.cpi_total 1.863788 # CPI: Total CPI of All Threads 853system.cpu.ipc 0.536542 # IPC: Instructions Per Cycle 854system.cpu.ipc_total 0.536542 # IPC: Total IPC of All Threads 855system.cpu.int_regfile_reads 1231590969 # number of integer regfile reads 856system.cpu.int_regfile_writes 735370525 # number of integer regfile writes 857system.cpu.fp_regfile_reads 1462122 # number of floating regfile reads 858system.cpu.fp_regfile_writes 782688 # number of floating regfile writes 859system.cpu.cc_regfile_reads 226859046 # number of cc regfile reads 860system.cpu.cc_regfile_writes 227515194 # number of cc regfile writes 861system.cpu.misc_regfile_reads 2534481060 # number of misc regfile reads 862system.cpu.misc_regfile_writes 27245755 # number of misc regfile writes 863system.cpu.dcache.tags.replacements 9758519 # number of replacements 864system.cpu.dcache.tags.tagsinuse 511.983709 # Cycle average of tags in use 865system.cpu.dcache.tags.total_refs 284707567 # Total number of references to valid blocks. 866system.cpu.dcache.tags.sampled_refs 9759031 # Sample count of references to valid blocks. 867system.cpu.dcache.tags.avg_refs 29.173754 # Average number of references to valid blocks. 868system.cpu.dcache.tags.warmup_cycle 1642601500 # Cycle when the warmup percentage was hit. 869system.cpu.dcache.tags.occ_blocks::cpu.data 511.983709 # Average occupied blocks per requestor 870system.cpu.dcache.tags.occ_percent::cpu.data 0.999968 # Average percentage of cache occupancy 871system.cpu.dcache.tags.occ_percent::total 0.999968 # Average percentage of cache occupancy 872system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 873system.cpu.dcache.tags.age_task_id_blocks_1024::0 89 # Occupied blocks per task id 874system.cpu.dcache.tags.age_task_id_blocks_1024::1 386 # Occupied blocks per task id 875system.cpu.dcache.tags.age_task_id_blocks_1024::2 37 # Occupied blocks per task id 876system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 877system.cpu.dcache.tags.tag_accesses 1243872376 # Number of tag accesses 878system.cpu.dcache.tags.data_accesses 1243872376 # Number of data accesses 879system.cpu.dcache.ReadReq_hits::cpu.data 147964440 # number of ReadReq hits 880system.cpu.dcache.ReadReq_hits::total 147964440 # number of ReadReq hits 881system.cpu.dcache.WriteReq_hits::cpu.data 128940955 # number of WriteReq hits 882system.cpu.dcache.WriteReq_hits::total 128940955 # number of WriteReq hits 883system.cpu.dcache.SoftPFReq_hits::cpu.data 380183 # number of SoftPFReq hits 884system.cpu.dcache.SoftPFReq_hits::total 380183 # number of SoftPFReq hits 885system.cpu.dcache.WriteLineReq_hits::cpu.data 324678 # number of WriteLineReq hits 886system.cpu.dcache.WriteLineReq_hits::total 324678 # number of WriteLineReq hits 887system.cpu.dcache.LoadLockedReq_hits::cpu.data 3327415 # number of LoadLockedReq hits 888system.cpu.dcache.LoadLockedReq_hits::total 3327415 # number of LoadLockedReq hits 889system.cpu.dcache.StoreCondReq_hits::cpu.data 3725844 # number of StoreCondReq hits 890system.cpu.dcache.StoreCondReq_hits::total 3725844 # number of StoreCondReq hits 891system.cpu.dcache.demand_hits::cpu.data 276905395 # number of demand (read+write) hits 892system.cpu.dcache.demand_hits::total 276905395 # number of demand (read+write) hits 893system.cpu.dcache.overall_hits::cpu.data 277285578 # number of overall hits 894system.cpu.dcache.overall_hits::total 277285578 # number of overall hits 895system.cpu.dcache.ReadReq_misses::cpu.data 9612542 # number of ReadReq misses 896system.cpu.dcache.ReadReq_misses::total 9612542 # number of ReadReq misses 897system.cpu.dcache.WriteReq_misses::cpu.data 11385353 # number of WriteReq misses 898system.cpu.dcache.WriteReq_misses::total 11385353 # number of WriteReq misses 899system.cpu.dcache.SoftPFReq_misses::cpu.data 1184834 # number of SoftPFReq misses 900system.cpu.dcache.SoftPFReq_misses::total 1184834 # number of SoftPFReq misses 901system.cpu.dcache.WriteLineReq_misses::cpu.data 1232047 # number of WriteLineReq misses 902system.cpu.dcache.WriteLineReq_misses::total 1232047 # number of WriteLineReq misses 903system.cpu.dcache.LoadLockedReq_misses::cpu.data 450033 # number of LoadLockedReq misses 904system.cpu.dcache.LoadLockedReq_misses::total 450033 # number of LoadLockedReq misses 905system.cpu.dcache.StoreCondReq_misses::cpu.data 7 # number of StoreCondReq misses 906system.cpu.dcache.StoreCondReq_misses::total 7 # number of StoreCondReq misses 907system.cpu.dcache.demand_misses::cpu.data 20997895 # number of demand (read+write) misses 908system.cpu.dcache.demand_misses::total 20997895 # number of demand (read+write) misses 909system.cpu.dcache.overall_misses::cpu.data 22182729 # number of overall misses 910system.cpu.dcache.overall_misses::total 22182729 # number of overall misses 911system.cpu.dcache.ReadReq_miss_latency::cpu.data 144669003500 # number of ReadReq miss cycles 912system.cpu.dcache.ReadReq_miss_latency::total 144669003500 # number of ReadReq miss cycles 913system.cpu.dcache.WriteReq_miss_latency::cpu.data 330867751444 # number of WriteReq miss cycles 914system.cpu.dcache.WriteReq_miss_latency::total 330867751444 # number of WriteReq miss cycles 915system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 63675897168 # number of WriteLineReq miss cycles 916system.cpu.dcache.WriteLineReq_miss_latency::total 63675897168 # number of WriteLineReq miss cycles 917system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 6433485000 # number of LoadLockedReq miss cycles 918system.cpu.dcache.LoadLockedReq_miss_latency::total 6433485000 # number of LoadLockedReq miss cycles 919system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 251000 # number of StoreCondReq miss cycles 920system.cpu.dcache.StoreCondReq_miss_latency::total 251000 # number of StoreCondReq miss cycles 921system.cpu.dcache.demand_miss_latency::cpu.data 475536754944 # number of demand (read+write) miss cycles 922system.cpu.dcache.demand_miss_latency::total 475536754944 # number of demand (read+write) miss cycles 923system.cpu.dcache.overall_miss_latency::cpu.data 475536754944 # number of overall miss cycles 924system.cpu.dcache.overall_miss_latency::total 475536754944 # number of overall miss cycles 925system.cpu.dcache.ReadReq_accesses::cpu.data 157576982 # number of ReadReq accesses(hits+misses) 926system.cpu.dcache.ReadReq_accesses::total 157576982 # number of ReadReq accesses(hits+misses) 927system.cpu.dcache.WriteReq_accesses::cpu.data 140326308 # number of WriteReq accesses(hits+misses) 928system.cpu.dcache.WriteReq_accesses::total 140326308 # number of WriteReq accesses(hits+misses) 929system.cpu.dcache.SoftPFReq_accesses::cpu.data 1565017 # number of SoftPFReq accesses(hits+misses) 930system.cpu.dcache.SoftPFReq_accesses::total 1565017 # number of SoftPFReq accesses(hits+misses) 931system.cpu.dcache.WriteLineReq_accesses::cpu.data 1556725 # number of WriteLineReq accesses(hits+misses) 932system.cpu.dcache.WriteLineReq_accesses::total 1556725 # number of WriteLineReq accesses(hits+misses) 933system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3777448 # number of LoadLockedReq accesses(hits+misses) 934system.cpu.dcache.LoadLockedReq_accesses::total 3777448 # number of LoadLockedReq accesses(hits+misses) 935system.cpu.dcache.StoreCondReq_accesses::cpu.data 3725851 # number of StoreCondReq accesses(hits+misses) 936system.cpu.dcache.StoreCondReq_accesses::total 3725851 # number of StoreCondReq accesses(hits+misses) 937system.cpu.dcache.demand_accesses::cpu.data 297903290 # number of demand (read+write) accesses 938system.cpu.dcache.demand_accesses::total 297903290 # number of demand (read+write) accesses 939system.cpu.dcache.overall_accesses::cpu.data 299468307 # number of overall (read+write) accesses 940system.cpu.dcache.overall_accesses::total 299468307 # number of overall (read+write) accesses 941system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061002 # miss rate for ReadReq accesses 942system.cpu.dcache.ReadReq_miss_rate::total 0.061002 # miss rate for ReadReq accesses 943system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081135 # miss rate for WriteReq accesses 944system.cpu.dcache.WriteReq_miss_rate::total 0.081135 # miss rate for WriteReq accesses 945system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.757074 # miss rate for SoftPFReq accesses 946system.cpu.dcache.SoftPFReq_miss_rate::total 0.757074 # miss rate for SoftPFReq accesses 947system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791435 # miss rate for WriteLineReq accesses 948system.cpu.dcache.WriteLineReq_miss_rate::total 0.791435 # miss rate for WriteLineReq accesses 949system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.119137 # miss rate for LoadLockedReq accesses 950system.cpu.dcache.LoadLockedReq_miss_rate::total 0.119137 # miss rate for LoadLockedReq accesses 951system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000002 # miss rate for StoreCondReq accesses 952system.cpu.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses 953system.cpu.dcache.demand_miss_rate::cpu.data 0.070486 # miss rate for demand accesses 954system.cpu.dcache.demand_miss_rate::total 0.070486 # miss rate for demand accesses 955system.cpu.dcache.overall_miss_rate::cpu.data 0.074074 # miss rate for overall accesses 956system.cpu.dcache.overall_miss_rate::total 0.074074 # miss rate for overall accesses 957system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15050.025633 # average ReadReq miss latency 958system.cpu.dcache.ReadReq_avg_miss_latency::total 15050.025633 # average ReadReq miss latency 959system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29060.825031 # average WriteReq miss latency 960system.cpu.dcache.WriteReq_avg_miss_latency::total 29060.825031 # average WriteReq miss latency 961system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 51683.009794 # average WriteLineReq miss latency 962system.cpu.dcache.WriteLineReq_avg_miss_latency::total 51683.009794 # average WriteLineReq miss latency 963system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14295.584990 # average LoadLockedReq miss latency 964system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14295.584990 # average LoadLockedReq miss latency 965system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 35857.142857 # average StoreCondReq miss latency 966system.cpu.dcache.StoreCondReq_avg_miss_latency::total 35857.142857 # average StoreCondReq miss latency 967system.cpu.dcache.demand_avg_miss_latency::cpu.data 22646.877458 # average overall miss latency 968system.cpu.dcache.demand_avg_miss_latency::total 22646.877458 # average overall miss latency 969system.cpu.dcache.overall_avg_miss_latency::cpu.data 21437.252150 # average overall miss latency 970system.cpu.dcache.overall_avg_miss_latency::total 21437.252150 # average overall miss latency 971system.cpu.dcache.blocked_cycles::no_mshrs 35158879 # number of cycles access was blocked 972system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 973system.cpu.dcache.blocked::no_mshrs 1606955 # number of cycles access was blocked 974system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 975system.cpu.dcache.avg_blocked_cycles::no_mshrs 21.879193 # average number of cycles each access was blocked 976system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 977system.cpu.dcache.fast_writes 0 # number of fast writes performed 978system.cpu.dcache.cache_copies 0 # number of cache copies performed 979system.cpu.dcache.writebacks::writebacks 7549082 # number of writebacks 980system.cpu.dcache.writebacks::total 7549082 # number of writebacks 981system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4467834 # number of ReadReq MSHR hits 982system.cpu.dcache.ReadReq_mshr_hits::total 4467834 # number of ReadReq MSHR hits 983system.cpu.dcache.WriteReq_mshr_hits::cpu.data 9360902 # number of WriteReq MSHR hits 984system.cpu.dcache.WriteReq_mshr_hits::total 9360902 # number of WriteReq MSHR hits 985system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 7079 # number of WriteLineReq MSHR hits 986system.cpu.dcache.WriteLineReq_mshr_hits::total 7079 # number of WriteLineReq MSHR hits 987system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 219205 # number of LoadLockedReq MSHR hits 988system.cpu.dcache.LoadLockedReq_mshr_hits::total 219205 # number of LoadLockedReq MSHR hits 989system.cpu.dcache.demand_mshr_hits::cpu.data 13828736 # number of demand (read+write) MSHR hits 990system.cpu.dcache.demand_mshr_hits::total 13828736 # number of demand (read+write) MSHR hits 991system.cpu.dcache.overall_mshr_hits::cpu.data 13828736 # number of overall MSHR hits 992system.cpu.dcache.overall_mshr_hits::total 13828736 # number of overall MSHR hits 993system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5144708 # number of ReadReq MSHR misses 994system.cpu.dcache.ReadReq_mshr_misses::total 5144708 # number of ReadReq MSHR misses 995system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2024451 # number of WriteReq MSHR misses 996system.cpu.dcache.WriteReq_mshr_misses::total 2024451 # number of WriteReq MSHR misses 997system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1178103 # number of SoftPFReq MSHR misses 998system.cpu.dcache.SoftPFReq_mshr_misses::total 1178103 # number of SoftPFReq MSHR misses 999system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1224968 # number of WriteLineReq MSHR misses 1000system.cpu.dcache.WriteLineReq_mshr_misses::total 1224968 # number of WriteLineReq MSHR misses 1001system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 230828 # number of LoadLockedReq MSHR misses 1002system.cpu.dcache.LoadLockedReq_mshr_misses::total 230828 # number of LoadLockedReq MSHR misses 1003system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 7 # number of StoreCondReq MSHR misses 1004system.cpu.dcache.StoreCondReq_mshr_misses::total 7 # number of StoreCondReq MSHR misses 1005system.cpu.dcache.demand_mshr_misses::cpu.data 7169159 # number of demand (read+write) MSHR misses 1006system.cpu.dcache.demand_mshr_misses::total 7169159 # number of demand (read+write) MSHR misses 1007system.cpu.dcache.overall_mshr_misses::cpu.data 8347262 # number of overall MSHR misses 1008system.cpu.dcache.overall_mshr_misses::total 8347262 # number of overall MSHR misses 1009system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable 1010system.cpu.dcache.ReadReq_mshr_uncacheable::total 33678 # number of ReadReq MSHR uncacheable 1011system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33696 # number of WriteReq MSHR uncacheable 1012system.cpu.dcache.WriteReq_mshr_uncacheable::total 33696 # number of WriteReq MSHR uncacheable 1013system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses 1014system.cpu.dcache.overall_mshr_uncacheable_misses::total 67374 # number of overall MSHR uncacheable misses 1015system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 75818409500 # number of ReadReq MSHR miss cycles 1016system.cpu.dcache.ReadReq_mshr_miss_latency::total 75818409500 # number of ReadReq MSHR miss cycles 1017system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 57062160713 # number of WriteReq MSHR miss cycles 1018system.cpu.dcache.WriteReq_mshr_miss_latency::total 57062160713 # number of WriteReq MSHR miss cycles 1019system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 20148080000 # number of SoftPFReq MSHR miss cycles 1020system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 20148080000 # number of SoftPFReq MSHR miss cycles 1021system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 62191648168 # number of WriteLineReq MSHR miss cycles 1022system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 62191648168 # number of WriteLineReq MSHR miss cycles 1023system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3063087000 # number of LoadLockedReq MSHR miss cycles 1024system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3063087000 # number of LoadLockedReq MSHR miss cycles 1025system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 244000 # number of StoreCondReq MSHR miss cycles 1026system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 244000 # number of StoreCondReq MSHR miss cycles 1027system.cpu.dcache.demand_mshr_miss_latency::cpu.data 132880570213 # number of demand (read+write) MSHR miss cycles 1028system.cpu.dcache.demand_mshr_miss_latency::total 132880570213 # number of demand (read+write) MSHR miss cycles 1029system.cpu.dcache.overall_mshr_miss_latency::cpu.data 153028650213 # number of overall MSHR miss cycles 1030system.cpu.dcache.overall_mshr_miss_latency::total 153028650213 # number of overall MSHR miss cycles 1031system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5828327500 # number of ReadReq MSHR uncacheable cycles 1032system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5828327500 # number of ReadReq MSHR uncacheable cycles 1033system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5707957967 # number of WriteReq MSHR uncacheable cycles 1034system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5707957967 # number of WriteReq MSHR uncacheable cycles 1035system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11536285467 # number of overall MSHR uncacheable cycles 1036system.cpu.dcache.overall_mshr_uncacheable_latency::total 11536285467 # number of overall MSHR uncacheable cycles 1037system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032649 # mshr miss rate for ReadReq accesses 1038system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032649 # mshr miss rate for ReadReq accesses 1039system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014427 # mshr miss rate for WriteReq accesses 1040system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014427 # mshr miss rate for WriteReq accesses 1041system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.752773 # mshr miss rate for SoftPFReq accesses 1042system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.752773 # mshr miss rate for SoftPFReq accesses 1043system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.786888 # mshr miss rate for WriteLineReq accesses 1044system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.786888 # mshr miss rate for WriteLineReq accesses 1045system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.061107 # mshr miss rate for LoadLockedReq accesses 1046system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.061107 # mshr miss rate for LoadLockedReq accesses 1047system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000002 # mshr miss rate for StoreCondReq accesses 1048system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses 1049system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024065 # mshr miss rate for demand accesses 1050system.cpu.dcache.demand_mshr_miss_rate::total 0.024065 # mshr miss rate for demand accesses 1051system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027874 # mshr miss rate for overall accesses 1052system.cpu.dcache.overall_mshr_miss_rate::total 0.027874 # mshr miss rate for overall accesses 1053system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14737.164772 # average ReadReq mshr miss latency 1054system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14737.164772 # average ReadReq mshr miss latency 1055system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28186.486466 # average WriteReq mshr miss latency 1056system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28186.486466 # average WriteReq mshr miss latency 1057system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 17102.137929 # average SoftPFReq mshr miss latency 1058system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17102.137929 # average SoftPFReq mshr miss latency 1059system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 50770.018619 # average WriteLineReq mshr miss latency 1060system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 50770.018619 # average WriteLineReq mshr miss latency 1061system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13269.997574 # average LoadLockedReq mshr miss latency 1062system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13269.997574 # average LoadLockedReq mshr miss latency 1063system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 34857.142857 # average StoreCondReq mshr miss latency 1064system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 34857.142857 # average StoreCondReq mshr miss latency 1065system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18535.029034 # average overall mshr miss latency 1066system.cpu.dcache.demand_avg_mshr_miss_latency::total 18535.029034 # average overall mshr miss latency 1067system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18332.795857 # average overall mshr miss latency 1068system.cpu.dcache.overall_avg_mshr_miss_latency::total 18332.795857 # average overall mshr miss latency 1069system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173060.380664 # average ReadReq mshr uncacheable latency 1070system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173060.380664 # average ReadReq mshr uncacheable latency 1071system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 169395.713646 # average WriteReq mshr uncacheable latency 1072system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 169395.713646 # average WriteReq mshr uncacheable latency 1073system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 171227.557619 # average overall mshr uncacheable latency 1074system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 171227.557619 # average overall mshr uncacheable latency 1075system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 1076system.cpu.icache.tags.replacements 15042093 # number of replacements 1077system.cpu.icache.tags.tagsinuse 511.944879 # Cycle average of tags in use 1078system.cpu.icache.tags.total_refs 342405629 # Total number of references to valid blocks. 1079system.cpu.icache.tags.sampled_refs 15042605 # Sample count of references to valid blocks. 1080system.cpu.icache.tags.avg_refs 22.762389 # Average number of references to valid blocks. 1081system.cpu.icache.tags.warmup_cycle 17214303500 # Cycle when the warmup percentage was hit. 1082system.cpu.icache.tags.occ_blocks::cpu.inst 511.944879 # Average occupied blocks per requestor 1083system.cpu.icache.tags.occ_percent::cpu.inst 0.999892 # Average percentage of cache occupancy 1084system.cpu.icache.tags.occ_percent::total 0.999892 # Average percentage of cache occupancy 1085system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 1086system.cpu.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id 1087system.cpu.icache.tags.age_task_id_blocks_1024::1 299 # Occupied blocks per task id 1088system.cpu.icache.tags.age_task_id_blocks_1024::2 99 # Occupied blocks per task id 1089system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 1090system.cpu.icache.tags.tag_accesses 373257734 # Number of tag accesses 1091system.cpu.icache.tags.data_accesses 373257734 # Number of data accesses 1092system.cpu.icache.ReadReq_hits::cpu.inst 342405629 # number of ReadReq hits 1093system.cpu.icache.ReadReq_hits::total 342405629 # number of ReadReq hits 1094system.cpu.icache.demand_hits::cpu.inst 342405629 # number of demand (read+write) hits 1095system.cpu.icache.demand_hits::total 342405629 # number of demand (read+write) hits 1096system.cpu.icache.overall_hits::cpu.inst 342405629 # number of overall hits 1097system.cpu.icache.overall_hits::total 342405629 # number of overall hits 1098system.cpu.icache.ReadReq_misses::cpu.inst 15809279 # number of ReadReq misses 1099system.cpu.icache.ReadReq_misses::total 15809279 # number of ReadReq misses 1100system.cpu.icache.demand_misses::cpu.inst 15809279 # number of demand (read+write) misses 1101system.cpu.icache.demand_misses::total 15809279 # number of demand (read+write) misses 1102system.cpu.icache.overall_misses::cpu.inst 15809279 # number of overall misses 1103system.cpu.icache.overall_misses::total 15809279 # number of overall misses 1104system.cpu.icache.ReadReq_miss_latency::cpu.inst 208403044384 # number of ReadReq miss cycles 1105system.cpu.icache.ReadReq_miss_latency::total 208403044384 # number of ReadReq miss cycles 1106system.cpu.icache.demand_miss_latency::cpu.inst 208403044384 # number of demand (read+write) miss cycles 1107system.cpu.icache.demand_miss_latency::total 208403044384 # number of demand (read+write) miss cycles 1108system.cpu.icache.overall_miss_latency::cpu.inst 208403044384 # number of overall miss cycles 1109system.cpu.icache.overall_miss_latency::total 208403044384 # number of overall miss cycles 1110system.cpu.icache.ReadReq_accesses::cpu.inst 358214908 # number of ReadReq accesses(hits+misses) 1111system.cpu.icache.ReadReq_accesses::total 358214908 # number of ReadReq accesses(hits+misses) 1112system.cpu.icache.demand_accesses::cpu.inst 358214908 # number of demand (read+write) accesses 1113system.cpu.icache.demand_accesses::total 358214908 # number of demand (read+write) accesses 1114system.cpu.icache.overall_accesses::cpu.inst 358214908 # number of overall (read+write) accesses 1115system.cpu.icache.overall_accesses::total 358214908 # number of overall (read+write) accesses 1116system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.044134 # miss rate for ReadReq accesses 1117system.cpu.icache.ReadReq_miss_rate::total 0.044134 # miss rate for ReadReq accesses 1118system.cpu.icache.demand_miss_rate::cpu.inst 0.044134 # miss rate for demand accesses 1119system.cpu.icache.demand_miss_rate::total 0.044134 # miss rate for demand accesses 1120system.cpu.icache.overall_miss_rate::cpu.inst 0.044134 # miss rate for overall accesses 1121system.cpu.icache.overall_miss_rate::total 0.044134 # miss rate for overall accesses 1122system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13182.324405 # average ReadReq miss latency 1123system.cpu.icache.ReadReq_avg_miss_latency::total 13182.324405 # average ReadReq miss latency 1124system.cpu.icache.demand_avg_miss_latency::cpu.inst 13182.324405 # average overall miss latency 1125system.cpu.icache.demand_avg_miss_latency::total 13182.324405 # average overall miss latency 1126system.cpu.icache.overall_avg_miss_latency::cpu.inst 13182.324405 # average overall miss latency 1127system.cpu.icache.overall_avg_miss_latency::total 13182.324405 # average overall miss latency 1128system.cpu.icache.blocked_cycles::no_mshrs 15030 # number of cycles access was blocked 1129system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1130system.cpu.icache.blocked::no_mshrs 1210 # number of cycles access was blocked 1131system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 1132system.cpu.icache.avg_blocked_cycles::no_mshrs 12.421488 # average number of cycles each access was blocked 1133system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1134system.cpu.icache.fast_writes 0 # number of fast writes performed 1135system.cpu.icache.cache_copies 0 # number of cache copies performed 1136system.cpu.icache.ReadReq_mshr_hits::cpu.inst 766453 # number of ReadReq MSHR hits 1137system.cpu.icache.ReadReq_mshr_hits::total 766453 # number of ReadReq MSHR hits 1138system.cpu.icache.demand_mshr_hits::cpu.inst 766453 # number of demand (read+write) MSHR hits 1139system.cpu.icache.demand_mshr_hits::total 766453 # number of demand (read+write) MSHR hits 1140system.cpu.icache.overall_mshr_hits::cpu.inst 766453 # number of overall MSHR hits 1141system.cpu.icache.overall_mshr_hits::total 766453 # number of overall MSHR hits 1142system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15042826 # number of ReadReq MSHR misses 1143system.cpu.icache.ReadReq_mshr_misses::total 15042826 # number of ReadReq MSHR misses 1144system.cpu.icache.demand_mshr_misses::cpu.inst 15042826 # number of demand (read+write) MSHR misses 1145system.cpu.icache.demand_mshr_misses::total 15042826 # number of demand (read+write) MSHR misses 1146system.cpu.icache.overall_mshr_misses::cpu.inst 15042826 # number of overall MSHR misses 1147system.cpu.icache.overall_mshr_misses::total 15042826 # number of overall MSHR misses 1148system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 21295 # number of ReadReq MSHR uncacheable 1149system.cpu.icache.ReadReq_mshr_uncacheable::total 21295 # number of ReadReq MSHR uncacheable 1150system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 21295 # number of overall MSHR uncacheable misses 1151system.cpu.icache.overall_mshr_uncacheable_misses::total 21295 # number of overall MSHR uncacheable misses 1152system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 186915451392 # number of ReadReq MSHR miss cycles 1153system.cpu.icache.ReadReq_mshr_miss_latency::total 186915451392 # number of ReadReq MSHR miss cycles 1154system.cpu.icache.demand_mshr_miss_latency::cpu.inst 186915451392 # number of demand (read+write) MSHR miss cycles 1155system.cpu.icache.demand_mshr_miss_latency::total 186915451392 # number of demand (read+write) MSHR miss cycles 1156system.cpu.icache.overall_mshr_miss_latency::cpu.inst 186915451392 # number of overall MSHR miss cycles 1157system.cpu.icache.overall_mshr_miss_latency::total 186915451392 # number of overall MSHR miss cycles 1158system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 1594412000 # number of ReadReq MSHR uncacheable cycles 1159system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 1594412000 # number of ReadReq MSHR uncacheable cycles 1160system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 1594412000 # number of overall MSHR uncacheable cycles 1161system.cpu.icache.overall_mshr_uncacheable_latency::total 1594412000 # number of overall MSHR uncacheable cycles 1162system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.041994 # mshr miss rate for ReadReq accesses 1163system.cpu.icache.ReadReq_mshr_miss_rate::total 0.041994 # mshr miss rate for ReadReq accesses 1164system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.041994 # mshr miss rate for demand accesses 1165system.cpu.icache.demand_mshr_miss_rate::total 0.041994 # mshr miss rate for demand accesses 1166system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.041994 # mshr miss rate for overall accesses 1167system.cpu.icache.overall_mshr_miss_rate::total 0.041994 # mshr miss rate for overall accesses 1168system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12425.554307 # average ReadReq mshr miss latency 1169system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12425.554307 # average ReadReq mshr miss latency 1170system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12425.554307 # average overall mshr miss latency 1171system.cpu.icache.demand_avg_mshr_miss_latency::total 12425.554307 # average overall mshr miss latency 1172system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12425.554307 # average overall mshr miss latency 1173system.cpu.icache.overall_avg_mshr_miss_latency::total 12425.554307 # average overall mshr miss latency 1174system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 74872.599202 # average ReadReq mshr uncacheable latency 1175system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 74872.599202 # average ReadReq mshr uncacheable latency 1176system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 74872.599202 # average overall mshr uncacheable latency 1177system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 74872.599202 # average overall mshr uncacheable latency 1178system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 1179system.cpu.l2cache.tags.replacements 1148683 # number of replacements 1180system.cpu.l2cache.tags.tagsinuse 65278.817014 # Cycle average of tags in use 1181system.cpu.l2cache.tags.total_refs 46198537 # Total number of references to valid blocks. 1182system.cpu.l2cache.tags.sampled_refs 1210914 # Sample count of references to valid blocks. 1183system.cpu.l2cache.tags.avg_refs 38.151790 # Average number of references to valid blocks. 1184system.cpu.l2cache.tags.warmup_cycle 15659706000 # Cycle when the warmup percentage was hit. 1185system.cpu.l2cache.tags.occ_blocks::writebacks 37192.962627 # Average occupied blocks per requestor 1186system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 301.460755 # Average occupied blocks per requestor 1187system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 460.210435 # Average occupied blocks per requestor 1188system.cpu.l2cache.tags.occ_blocks::cpu.inst 7626.713626 # Average occupied blocks per requestor 1189system.cpu.l2cache.tags.occ_blocks::cpu.data 19697.469572 # Average occupied blocks per requestor 1190system.cpu.l2cache.tags.occ_percent::writebacks 0.567520 # Average percentage of cache occupancy 1191system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004600 # Average percentage of cache occupancy 1192system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007022 # Average percentage of cache occupancy 1193system.cpu.l2cache.tags.occ_percent::cpu.inst 0.116374 # Average percentage of cache occupancy 1194system.cpu.l2cache.tags.occ_percent::cpu.data 0.300560 # Average percentage of cache occupancy 1195system.cpu.l2cache.tags.occ_percent::total 0.996076 # Average percentage of cache occupancy 1196system.cpu.l2cache.tags.occ_task_id_blocks::1023 380 # Occupied blocks per task id 1197system.cpu.l2cache.tags.occ_task_id_blocks::1024 61851 # Occupied blocks per task id 1198system.cpu.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id 1199system.cpu.l2cache.tags.age_task_id_blocks_1023::4 379 # Occupied blocks per task id 1200system.cpu.l2cache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id 1201system.cpu.l2cache.tags.age_task_id_blocks_1024::1 530 # Occupied blocks per task id 1202system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2690 # Occupied blocks per task id 1203system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5173 # Occupied blocks per task id 1204system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53395 # Occupied blocks per task id 1205system.cpu.l2cache.tags.occ_task_id_percent::1023 0.005798 # Percentage of cache occupancy per task id 1206system.cpu.l2cache.tags.occ_task_id_percent::1024 0.943771 # Percentage of cache occupancy per task id 1207system.cpu.l2cache.tags.tag_accesses 410382726 # Number of tag accesses 1208system.cpu.l2cache.tags.data_accesses 410382726 # Number of data accesses 1209system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 788948 # number of ReadReq hits 1210system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 299798 # number of ReadReq hits 1211system.cpu.l2cache.ReadReq_hits::total 1088746 # number of ReadReq hits 1212system.cpu.l2cache.Writeback_hits::writebacks 7549082 # number of Writeback hits 1213system.cpu.l2cache.Writeback_hits::total 7549082 # number of Writeback hits 1214system.cpu.l2cache.UpgradeReq_hits::cpu.data 9455 # number of UpgradeReq hits 1215system.cpu.l2cache.UpgradeReq_hits::total 9455 # number of UpgradeReq hits 1216system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 4 # number of SCUpgradeReq hits 1217system.cpu.l2cache.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits 1218system.cpu.l2cache.ReadExReq_hits::cpu.data 1576072 # number of ReadExReq hits 1219system.cpu.l2cache.ReadExReq_hits::total 1576072 # number of ReadExReq hits 1220system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 14958434 # number of ReadCleanReq hits 1221system.cpu.l2cache.ReadCleanReq_hits::total 14958434 # number of ReadCleanReq hits 1222system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6296354 # number of ReadSharedReq hits 1223system.cpu.l2cache.ReadSharedReq_hits::total 6296354 # number of ReadSharedReq hits 1224system.cpu.l2cache.InvalidateReq_hits::cpu.data 732370 # number of InvalidateReq hits 1225system.cpu.l2cache.InvalidateReq_hits::total 732370 # number of InvalidateReq hits 1226system.cpu.l2cache.demand_hits::cpu.dtb.walker 788948 # number of demand (read+write) hits 1227system.cpu.l2cache.demand_hits::cpu.itb.walker 299798 # number of demand (read+write) hits 1228system.cpu.l2cache.demand_hits::cpu.inst 14958434 # number of demand (read+write) hits 1229system.cpu.l2cache.demand_hits::cpu.data 7872426 # number of demand (read+write) hits 1230system.cpu.l2cache.demand_hits::total 23919606 # number of demand (read+write) hits 1231system.cpu.l2cache.overall_hits::cpu.dtb.walker 788948 # number of overall hits 1232system.cpu.l2cache.overall_hits::cpu.itb.walker 299798 # number of overall hits 1233system.cpu.l2cache.overall_hits::cpu.inst 14958434 # number of overall hits 1234system.cpu.l2cache.overall_hits::cpu.data 7872426 # number of overall hits 1235system.cpu.l2cache.overall_hits::total 23919606 # number of overall hits 1236system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 3175 # number of ReadReq misses 1237system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2963 # number of ReadReq misses 1238system.cpu.l2cache.ReadReq_misses::total 6138 # number of ReadReq misses 1239system.cpu.l2cache.UpgradeReq_misses::cpu.data 34552 # number of UpgradeReq misses 1240system.cpu.l2cache.UpgradeReq_misses::total 34552 # number of UpgradeReq misses 1241system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses 1242system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses 1243system.cpu.l2cache.ReadExReq_misses::cpu.data 407912 # number of ReadExReq misses 1244system.cpu.l2cache.ReadExReq_misses::total 407912 # number of ReadExReq misses 1245system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 84184 # number of ReadCleanReq misses 1246system.cpu.l2cache.ReadCleanReq_misses::total 84184 # number of ReadCleanReq misses 1247system.cpu.l2cache.ReadSharedReq_misses::cpu.data 253746 # number of ReadSharedReq misses 1248system.cpu.l2cache.ReadSharedReq_misses::total 253746 # number of ReadSharedReq misses 1249system.cpu.l2cache.InvalidateReq_misses::cpu.data 492598 # number of InvalidateReq misses 1250system.cpu.l2cache.InvalidateReq_misses::total 492598 # number of InvalidateReq misses 1251system.cpu.l2cache.demand_misses::cpu.dtb.walker 3175 # number of demand (read+write) misses 1252system.cpu.l2cache.demand_misses::cpu.itb.walker 2963 # number of demand (read+write) misses 1253system.cpu.l2cache.demand_misses::cpu.inst 84184 # number of demand (read+write) misses 1254system.cpu.l2cache.demand_misses::cpu.data 661658 # number of demand (read+write) misses 1255system.cpu.l2cache.demand_misses::total 751980 # number of demand (read+write) misses 1256system.cpu.l2cache.overall_misses::cpu.dtb.walker 3175 # number of overall misses 1257system.cpu.l2cache.overall_misses::cpu.itb.walker 2963 # number of overall misses 1258system.cpu.l2cache.overall_misses::cpu.inst 84184 # number of overall misses 1259system.cpu.l2cache.overall_misses::cpu.data 661658 # number of overall misses 1260system.cpu.l2cache.overall_misses::total 751980 # number of overall misses 1261system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 276956000 # number of ReadReq miss cycles 1262system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 265379500 # number of ReadReq miss cycles 1263system.cpu.l2cache.ReadReq_miss_latency::total 542335500 # number of ReadReq miss cycles 1264system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 544075000 # number of UpgradeReq miss cycles 1265system.cpu.l2cache.UpgradeReq_miss_latency::total 544075000 # number of UpgradeReq miss cycles 1266system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 160500 # number of SCUpgradeReq miss cycles 1267system.cpu.l2cache.SCUpgradeReq_miss_latency::total 160500 # number of SCUpgradeReq miss cycles 1268system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 36032836500 # number of ReadExReq miss cycles 1269system.cpu.l2cache.ReadExReq_miss_latency::total 36032836500 # number of ReadExReq miss cycles 1270system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 7082572500 # number of ReadCleanReq miss cycles 1271system.cpu.l2cache.ReadCleanReq_miss_latency::total 7082572500 # number of ReadCleanReq miss cycles 1272system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 22536354000 # number of ReadSharedReq miss cycles 1273system.cpu.l2cache.ReadSharedReq_miss_latency::total 22536354000 # number of ReadSharedReq miss cycles 1274system.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 51203919000 # number of InvalidateReq miss cycles 1275system.cpu.l2cache.InvalidateReq_miss_latency::total 51203919000 # number of InvalidateReq miss cycles 1276system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 276956000 # number of demand (read+write) miss cycles 1277system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 265379500 # number of demand (read+write) miss cycles 1278system.cpu.l2cache.demand_miss_latency::cpu.inst 7082572500 # number of demand (read+write) miss cycles 1279system.cpu.l2cache.demand_miss_latency::cpu.data 58569190500 # number of demand (read+write) miss cycles 1280system.cpu.l2cache.demand_miss_latency::total 66194098500 # number of demand (read+write) miss cycles 1281system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 276956000 # number of overall miss cycles 1282system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 265379500 # number of overall miss cycles 1283system.cpu.l2cache.overall_miss_latency::cpu.inst 7082572500 # number of overall miss cycles 1284system.cpu.l2cache.overall_miss_latency::cpu.data 58569190500 # number of overall miss cycles 1285system.cpu.l2cache.overall_miss_latency::total 66194098500 # number of overall miss cycles 1286system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 792123 # number of ReadReq accesses(hits+misses) 1287system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 302761 # number of ReadReq accesses(hits+misses) 1288system.cpu.l2cache.ReadReq_accesses::total 1094884 # number of ReadReq accesses(hits+misses) 1289system.cpu.l2cache.Writeback_accesses::writebacks 7549082 # number of Writeback accesses(hits+misses) 1290system.cpu.l2cache.Writeback_accesses::total 7549082 # number of Writeback accesses(hits+misses) 1291system.cpu.l2cache.UpgradeReq_accesses::cpu.data 44007 # number of UpgradeReq accesses(hits+misses) 1292system.cpu.l2cache.UpgradeReq_accesses::total 44007 # number of UpgradeReq accesses(hits+misses) 1293system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 7 # number of SCUpgradeReq accesses(hits+misses) 1294system.cpu.l2cache.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses) 1295system.cpu.l2cache.ReadExReq_accesses::cpu.data 1983984 # number of ReadExReq accesses(hits+misses) 1296system.cpu.l2cache.ReadExReq_accesses::total 1983984 # number of ReadExReq accesses(hits+misses) 1297system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15042618 # number of ReadCleanReq accesses(hits+misses) 1298system.cpu.l2cache.ReadCleanReq_accesses::total 15042618 # number of ReadCleanReq accesses(hits+misses) 1299system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6550100 # number of ReadSharedReq accesses(hits+misses) 1300system.cpu.l2cache.ReadSharedReq_accesses::total 6550100 # number of ReadSharedReq accesses(hits+misses) 1301system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1224968 # number of InvalidateReq accesses(hits+misses) 1302system.cpu.l2cache.InvalidateReq_accesses::total 1224968 # number of InvalidateReq accesses(hits+misses) 1303system.cpu.l2cache.demand_accesses::cpu.dtb.walker 792123 # number of demand (read+write) accesses 1304system.cpu.l2cache.demand_accesses::cpu.itb.walker 302761 # number of demand (read+write) accesses 1305system.cpu.l2cache.demand_accesses::cpu.inst 15042618 # number of demand (read+write) accesses 1306system.cpu.l2cache.demand_accesses::cpu.data 8534084 # number of demand (read+write) accesses 1307system.cpu.l2cache.demand_accesses::total 24671586 # number of demand (read+write) accesses 1308system.cpu.l2cache.overall_accesses::cpu.dtb.walker 792123 # number of overall (read+write) accesses 1309system.cpu.l2cache.overall_accesses::cpu.itb.walker 302761 # number of overall (read+write) accesses 1310system.cpu.l2cache.overall_accesses::cpu.inst 15042618 # number of overall (read+write) accesses 1311system.cpu.l2cache.overall_accesses::cpu.data 8534084 # number of overall (read+write) accesses 1312system.cpu.l2cache.overall_accesses::total 24671586 # number of overall (read+write) accesses 1313system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.004008 # miss rate for ReadReq accesses 1314system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.009787 # miss rate for ReadReq accesses 1315system.cpu.l2cache.ReadReq_miss_rate::total 0.005606 # miss rate for ReadReq accesses 1316system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.785148 # miss rate for UpgradeReq accesses 1317system.cpu.l2cache.UpgradeReq_miss_rate::total 0.785148 # miss rate for UpgradeReq accesses 1318system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.428571 # miss rate for SCUpgradeReq accesses 1319system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.428571 # miss rate for SCUpgradeReq accesses 1320system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.205602 # miss rate for ReadExReq accesses 1321system.cpu.l2cache.ReadExReq_miss_rate::total 0.205602 # miss rate for ReadExReq accesses 1322system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005596 # miss rate for ReadCleanReq accesses 1323system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005596 # miss rate for ReadCleanReq accesses 1324system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.038739 # miss rate for ReadSharedReq accesses 1325system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.038739 # miss rate for ReadSharedReq accesses 1326system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.402131 # miss rate for InvalidateReq accesses 1327system.cpu.l2cache.InvalidateReq_miss_rate::total 0.402131 # miss rate for InvalidateReq accesses 1328system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.004008 # miss rate for demand accesses 1329system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.009787 # miss rate for demand accesses 1330system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005596 # miss rate for demand accesses 1331system.cpu.l2cache.demand_miss_rate::cpu.data 0.077531 # miss rate for demand accesses 1332system.cpu.l2cache.demand_miss_rate::total 0.030480 # miss rate for demand accesses 1333system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.004008 # miss rate for overall accesses 1334system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.009787 # miss rate for overall accesses 1335system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005596 # miss rate for overall accesses 1336system.cpu.l2cache.overall_miss_rate::cpu.data 0.077531 # miss rate for overall accesses 1337system.cpu.l2cache.overall_miss_rate::total 0.030480 # miss rate for overall accesses 1338system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 87230.236220 # average ReadReq miss latency 1339system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 89564.461694 # average ReadReq miss latency 1340system.cpu.l2cache.ReadReq_avg_miss_latency::total 88357.038123 # average ReadReq miss latency 1341system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 15746.555916 # average UpgradeReq miss latency 1342system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 15746.555916 # average UpgradeReq miss latency 1343system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 53500 # average SCUpgradeReq miss latency 1344system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 53500 # average SCUpgradeReq miss latency 1345system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88334.828345 # average ReadExReq miss latency 1346system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88334.828345 # average ReadExReq miss latency 1347system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 84132.050033 # average ReadCleanReq miss latency 1348system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 84132.050033 # average ReadCleanReq miss latency 1349system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88814.617767 # average ReadSharedReq miss latency 1350system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88814.617767 # average ReadSharedReq miss latency 1351system.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 103946.664420 # average InvalidateReq miss latency 1352system.cpu.l2cache.InvalidateReq_avg_miss_latency::total 103946.664420 # average InvalidateReq miss latency 1353system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 87230.236220 # average overall miss latency 1354system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 89564.461694 # average overall miss latency 1355system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 84132.050033 # average overall miss latency 1356system.cpu.l2cache.demand_avg_miss_latency::cpu.data 88518.827703 # average overall miss latency 1357system.cpu.l2cache.demand_avg_miss_latency::total 88026.408282 # average overall miss latency 1358system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 87230.236220 # average overall miss latency 1359system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 89564.461694 # average overall miss latency 1360system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 84132.050033 # average overall miss latency 1361system.cpu.l2cache.overall_avg_miss_latency::cpu.data 88518.827703 # average overall miss latency 1362system.cpu.l2cache.overall_avg_miss_latency::total 88026.408282 # average overall miss latency 1363system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 1364system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1365system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 1366system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 1367system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 1368system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1369system.cpu.l2cache.fast_writes 0 # number of fast writes performed 1370system.cpu.l2cache.cache_copies 0 # number of cache copies performed 1371system.cpu.l2cache.writebacks::writebacks 967181 # number of writebacks 1372system.cpu.l2cache.writebacks::total 967181 # number of writebacks 1373system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits 1374system.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits 1375system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits 1376system.cpu.l2cache.demand_mshr_hits::total 21 # number of demand (read+write) MSHR hits 1377system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits 1378system.cpu.l2cache.overall_mshr_hits::total 21 # number of overall MSHR hits 1379system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 3175 # number of ReadReq MSHR misses 1380system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2963 # number of ReadReq MSHR misses 1381system.cpu.l2cache.ReadReq_mshr_misses::total 6138 # number of ReadReq MSHR misses 1382system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1073 # number of CleanEvict MSHR misses 1383system.cpu.l2cache.CleanEvict_mshr_misses::total 1073 # number of CleanEvict MSHR misses 1384system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 34552 # number of UpgradeReq MSHR misses 1385system.cpu.l2cache.UpgradeReq_mshr_misses::total 34552 # number of UpgradeReq MSHR misses 1386system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses 1387system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses 1388system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 407912 # number of ReadExReq MSHR misses 1389system.cpu.l2cache.ReadExReq_mshr_misses::total 407912 # number of ReadExReq MSHR misses 1390system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 84184 # number of ReadCleanReq MSHR misses 1391system.cpu.l2cache.ReadCleanReq_mshr_misses::total 84184 # number of ReadCleanReq MSHR misses 1392system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 253725 # number of ReadSharedReq MSHR misses 1393system.cpu.l2cache.ReadSharedReq_mshr_misses::total 253725 # number of ReadSharedReq MSHR misses 1394system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 492598 # number of InvalidateReq MSHR misses 1395system.cpu.l2cache.InvalidateReq_mshr_misses::total 492598 # number of InvalidateReq MSHR misses 1396system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 3175 # number of demand (read+write) MSHR misses 1397system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2963 # number of demand (read+write) MSHR misses 1398system.cpu.l2cache.demand_mshr_misses::cpu.inst 84184 # number of demand (read+write) MSHR misses 1399system.cpu.l2cache.demand_mshr_misses::cpu.data 661637 # number of demand (read+write) MSHR misses 1400system.cpu.l2cache.demand_mshr_misses::total 751959 # number of demand (read+write) MSHR misses 1401system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 3175 # number of overall MSHR misses 1402system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2963 # number of overall MSHR misses 1403system.cpu.l2cache.overall_mshr_misses::cpu.inst 84184 # number of overall MSHR misses 1404system.cpu.l2cache.overall_mshr_misses::cpu.data 661637 # number of overall MSHR misses 1405system.cpu.l2cache.overall_mshr_misses::total 751959 # number of overall MSHR misses 1406system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 21295 # number of ReadReq MSHR uncacheable 1407system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable 1408system.cpu.l2cache.ReadReq_mshr_uncacheable::total 54973 # number of ReadReq MSHR uncacheable 1409system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33696 # number of WriteReq MSHR uncacheable 1410system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33696 # number of WriteReq MSHR uncacheable 1411system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 21295 # number of overall MSHR uncacheable misses 1412system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses 1413system.cpu.l2cache.overall_mshr_uncacheable_misses::total 88669 # number of overall MSHR uncacheable misses 1414system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 245206000 # number of ReadReq MSHR miss cycles 1415system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 235749500 # number of ReadReq MSHR miss cycles 1416system.cpu.l2cache.ReadReq_mshr_miss_latency::total 480955500 # number of ReadReq MSHR miss cycles 1417system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 717374500 # number of UpgradeReq MSHR miss cycles 1418system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 717374500 # number of UpgradeReq MSHR miss cycles 1419system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 161500 # number of SCUpgradeReq MSHR miss cycles 1420system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 161500 # number of SCUpgradeReq MSHR miss cycles 1421system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 31953716500 # number of ReadExReq MSHR miss cycles 1422system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 31953716500 # number of ReadExReq MSHR miss cycles 1423system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 6240732500 # number of ReadCleanReq MSHR miss cycles 1424system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 6240732500 # number of ReadCleanReq MSHR miss cycles 1425system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19997854000 # number of ReadSharedReq MSHR miss cycles 1426system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19997854000 # number of ReadSharedReq MSHR miss cycles 1427system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 46277939000 # number of InvalidateReq MSHR miss cycles 1428system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 46277939000 # number of InvalidateReq MSHR miss cycles 1429system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 245206000 # number of demand (read+write) MSHR miss cycles 1430system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 235749500 # number of demand (read+write) MSHR miss cycles 1431system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 6240732500 # number of demand (read+write) MSHR miss cycles 1432system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 51951570500 # number of demand (read+write) MSHR miss cycles 1433system.cpu.l2cache.demand_mshr_miss_latency::total 58673258500 # number of demand (read+write) MSHR miss cycles 1434system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 245206000 # number of overall MSHR miss cycles 1435system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 235749500 # number of overall MSHR miss cycles 1436system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 6240732500 # number of overall MSHR miss cycles 1437system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 51951570500 # number of overall MSHR miss cycles 1438system.cpu.l2cache.overall_mshr_miss_latency::total 58673258500 # number of overall MSHR miss cycles 1439system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1328224500 # number of ReadReq MSHR uncacheable cycles 1440system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5407344500 # number of ReadReq MSHR uncacheable cycles 1441system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 6735569000 # number of ReadReq MSHR uncacheable cycles 1442system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5315951000 # number of WriteReq MSHR uncacheable cycles 1443system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5315951000 # number of WriteReq MSHR uncacheable cycles 1444system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 1328224500 # number of overall MSHR uncacheable cycles 1445system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10723295500 # number of overall MSHR uncacheable cycles 1446system.cpu.l2cache.overall_mshr_uncacheable_latency::total 12051520000 # number of overall MSHR uncacheable cycles 1447system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.004008 # mshr miss rate for ReadReq accesses 1448system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.009787 # mshr miss rate for ReadReq accesses 1449system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.005606 # mshr miss rate for ReadReq accesses 1450system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 1451system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 1452system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.785148 # mshr miss rate for UpgradeReq accesses 1453system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.785148 # mshr miss rate for UpgradeReq accesses 1454system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.428571 # mshr miss rate for SCUpgradeReq accesses 1455system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.428571 # mshr miss rate for SCUpgradeReq accesses 1456system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.205602 # mshr miss rate for ReadExReq accesses 1457system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.205602 # mshr miss rate for ReadExReq accesses 1458system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005596 # mshr miss rate for ReadCleanReq accesses 1459system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005596 # mshr miss rate for ReadCleanReq accesses 1460system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.038736 # mshr miss rate for ReadSharedReq accesses 1461system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.038736 # mshr miss rate for ReadSharedReq accesses 1462system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.402131 # mshr miss rate for InvalidateReq accesses 1463system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.402131 # mshr miss rate for InvalidateReq accesses 1464system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.004008 # mshr miss rate for demand accesses 1465system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.009787 # mshr miss rate for demand accesses 1466system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005596 # mshr miss rate for demand accesses 1467system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.077529 # mshr miss rate for demand accesses 1468system.cpu.l2cache.demand_mshr_miss_rate::total 0.030479 # mshr miss rate for demand accesses 1469system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.004008 # mshr miss rate for overall accesses 1470system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.009787 # mshr miss rate for overall accesses 1471system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005596 # mshr miss rate for overall accesses 1472system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.077529 # mshr miss rate for overall accesses 1473system.cpu.l2cache.overall_mshr_miss_rate::total 0.030479 # mshr miss rate for overall accesses 1474system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 77230.236220 # average ReadReq mshr miss latency 1475system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 79564.461694 # average ReadReq mshr miss latency 1476system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 78357.038123 # average ReadReq mshr miss latency 1477system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 20762.170063 # average UpgradeReq mshr miss latency 1478system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20762.170063 # average UpgradeReq mshr miss latency 1479system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 53833.333333 # average SCUpgradeReq mshr miss latency 1480system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 53833.333333 # average SCUpgradeReq mshr miss latency 1481system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78334.828345 # average ReadExReq mshr miss latency 1482system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78334.828345 # average ReadExReq mshr miss latency 1483system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74132.050033 # average ReadCleanReq mshr miss latency 1484system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 74132.050033 # average ReadCleanReq mshr miss latency 1485system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78817.042073 # average ReadSharedReq mshr miss latency 1486system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78817.042073 # average ReadSharedReq mshr miss latency 1487system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 93946.664420 # average InvalidateReq mshr miss latency 1488system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 93946.664420 # average InvalidateReq mshr miss latency 1489system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 77230.236220 # average overall mshr miss latency 1490system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 79564.461694 # average overall mshr miss latency 1491system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 74132.050033 # average overall mshr miss latency 1492system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 78519.747989 # average overall mshr miss latency 1493system.cpu.l2cache.demand_avg_mshr_miss_latency::total 78027.204276 # average overall mshr miss latency 1494system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 77230.236220 # average overall mshr miss latency 1495system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 79564.461694 # average overall mshr miss latency 1496system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 74132.050033 # average overall mshr miss latency 1497system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 78519.747989 # average overall mshr miss latency 1498system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78027.204276 # average overall mshr miss latency 1499system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 62372.599202 # average ReadReq mshr uncacheable latency 1500system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 160560.143120 # average ReadReq mshr uncacheable latency 1501system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 122525.039565 # average ReadReq mshr uncacheable latency 1502system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 157762.078585 # average WriteReq mshr uncacheable latency 1503system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 157762.078585 # average WriteReq mshr uncacheable latency 1504system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 62372.599202 # average overall mshr uncacheable latency 1505system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159160.737080 # average overall mshr uncacheable latency 1506system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 135915.821764 # average overall mshr uncacheable latency 1507system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 1508system.cpu.toL2Bus.trans_dist::ReadReq 1633565 # Transaction distribution 1509system.cpu.toL2Bus.trans_dist::ReadResp 23227278 # Transaction distribution 1510system.cpu.toL2Bus.trans_dist::WriteReq 33696 # Transaction distribution 1511system.cpu.toL2Bus.trans_dist::WriteResp 33696 # Transaction distribution 1512system.cpu.toL2Bus.trans_dist::Writeback 8622904 # Transaction distribution 1513system.cpu.toL2Bus.trans_dist::CleanEvict 17438576 # Transaction distribution 1514system.cpu.toL2Bus.trans_dist::UpgradeReq 44010 # Transaction distribution 1515system.cpu.toL2Bus.trans_dist::SCUpgradeReq 7 # Transaction distribution 1516system.cpu.toL2Bus.trans_dist::UpgradeResp 44017 # Transaction distribution 1517system.cpu.toL2Bus.trans_dist::ReadExReq 1983984 # Transaction distribution 1518system.cpu.toL2Bus.trans_dist::ReadExResp 1983984 # Transaction distribution 1519system.cpu.toL2Bus.trans_dist::ReadCleanReq 15042826 # Transaction distribution 1520system.cpu.toL2Bus.trans_dist::ReadSharedReq 6558947 # Transaction distribution 1521system.cpu.toL2Bus.trans_dist::InvalidateReq 1331632 # Transaction distribution 1522system.cpu.toL2Bus.trans_dist::InvalidateResp 1224968 # Transaction distribution 1523system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45167572 # Packet count per connected master and slave (bytes) 1524system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29499463 # Packet count per connected master and slave (bytes) 1525system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 732865 # Packet count per connected master and slave (bytes) 1526system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1940611 # Packet count per connected master and slave (bytes) 1527system.cpu.toL2Bus.pkt_count::total 77340511 # Packet count per connected master and slave (bytes) 1528system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 963068272 # Cumulative packet size per connected master and slave (bytes) 1529system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1029563294 # Cumulative packet size per connected master and slave (bytes) 1530system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2422088 # Cumulative packet size per connected master and slave (bytes) 1531system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6336984 # Cumulative packet size per connected master and slave (bytes) 1532system.cpu.toL2Bus.pkt_size::total 2001390638 # Cumulative packet size per connected master and slave (bytes) 1533system.cpu.toL2Bus.snoops 1864369 # Total snoops (count) 1534system.cpu.toL2Bus.snoop_fanout::samples 52693428 # Request fanout histogram 1535system.cpu.toL2Bus.snoop_fanout::mean 1.056141 # Request fanout histogram 1536system.cpu.toL2Bus.snoop_fanout::stdev 0.230194 # Request fanout histogram 1537system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1538system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 1539system.cpu.toL2Bus.snoop_fanout::1 49735173 94.39% 94.39% # Request fanout histogram 1540system.cpu.toL2Bus.snoop_fanout::2 2958255 5.61% 100.00% # Request fanout histogram 1541system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1542system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram 1543system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 1544system.cpu.toL2Bus.snoop_fanout::total 52693428 # Request fanout histogram 1545system.cpu.toL2Bus.reqLayer0.occupancy 33222815494 # Layer occupancy (ticks) 1546system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 1547system.cpu.toL2Bus.snoopLayer0.occupancy 1182000 # Layer occupancy (ticks) 1548system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 1549system.cpu.toL2Bus.respLayer0.occupancy 22592032956 # Layer occupancy (ticks) 1550system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 1551system.cpu.toL2Bus.respLayer1.occupancy 13487423434 # Layer occupancy (ticks) 1552system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 1553system.cpu.toL2Bus.respLayer2.occupancy 430634727 # Layer occupancy (ticks) 1554system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 1555system.cpu.toL2Bus.respLayer3.occupancy 1148958035 # Layer occupancy (ticks) 1556system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 1557system.iobus.trans_dist::ReadReq 40295 # Transaction distribution 1558system.iobus.trans_dist::ReadResp 40295 # Transaction distribution 1559system.iobus.trans_dist::WriteReq 136571 # Transaction distribution 1560system.iobus.trans_dist::WriteResp 136571 # Transaction distribution 1561system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes) 1562system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 1563system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 1564system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 1565system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 1566system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 1567system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 1568system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 1569system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 1570system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 1571system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes) 1572system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) 1573system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 1574system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) 1575system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) 1576system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) 1577system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230948 # Packet count per connected master and slave (bytes) 1578system.iobus.pkt_count_system.realview.ide.dma::total 230948 # Packet count per connected master and slave (bytes) 1579system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 1580system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 1581system.iobus.pkt_count::total 353732 # Packet count per connected master and slave (bytes) 1582system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) 1583system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 1584system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 1585system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 1586system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 1587system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1588system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1589system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1590system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 1591system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 1592system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes) 1593system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes) 1594system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 1595system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) 1596system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) 1597system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) 1598system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334224 # Cumulative packet size per connected master and slave (bytes) 1599system.iobus.pkt_size_system.realview.ide.dma::total 7334224 # Cumulative packet size per connected master and slave (bytes) 1600system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 1601system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 1602system.iobus.pkt_size::total 7492144 # Cumulative packet size per connected master and slave (bytes) 1603system.iobus.reqLayer0.occupancy 36301000 # Layer occupancy (ticks) 1604system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 1605system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) 1606system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 1607system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks) 1608system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 1609system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks) 1610system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 1611system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) 1612system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 1613system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) 1614system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 1615system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) 1616system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 1617system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) 1618system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 1619system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks) 1620system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 1621system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) 1622system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 1623system.iobus.reqLayer23.occupancy 21947000 # Layer occupancy (ticks) 1624system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 1625system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks) 1626system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 1627system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks) 1628system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 1629system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) 1630system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) 1631system.iobus.reqLayer27.occupancy 568813596 # Layer occupancy (ticks) 1632system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) 1633system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) 1634system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) 1635system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) 1636system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 1637system.iobus.respLayer3.occupancy 147708000 # Layer occupancy (ticks) 1638system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 1639system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 1640system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 1641system.iocache.tags.replacements 115455 # number of replacements 1642system.iocache.tags.tagsinuse 10.423947 # Cycle average of tags in use 1643system.iocache.tags.total_refs 3 # Total number of references to valid blocks. 1644system.iocache.tags.sampled_refs 115471 # Sample count of references to valid blocks. 1645system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 1646system.iocache.tags.warmup_cycle 13095311635000 # Cycle when the warmup percentage was hit. 1647system.iocache.tags.occ_blocks::realview.ethernet 3.544418 # Average occupied blocks per requestor 1648system.iocache.tags.occ_blocks::realview.ide 6.879529 # Average occupied blocks per requestor 1649system.iocache.tags.occ_percent::realview.ethernet 0.221526 # Average percentage of cache occupancy 1650system.iocache.tags.occ_percent::realview.ide 0.429971 # Average percentage of cache occupancy 1651system.iocache.tags.occ_percent::total 0.651497 # Average percentage of cache occupancy 1652system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 1653system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 1654system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 1655system.iocache.tags.tag_accesses 1039623 # Number of tag accesses 1656system.iocache.tags.data_accesses 1039623 # Number of data accesses 1657system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 1658system.iocache.ReadReq_misses::realview.ide 8810 # number of ReadReq misses 1659system.iocache.ReadReq_misses::total 8847 # number of ReadReq misses 1660system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 1661system.iocache.WriteReq_misses::total 3 # number of WriteReq misses 1662system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses 1663system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses 1664system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 1665system.iocache.demand_misses::realview.ide 8810 # number of demand (read+write) misses 1666system.iocache.demand_misses::total 8850 # number of demand (read+write) misses 1667system.iocache.overall_misses::realview.ethernet 40 # number of overall misses 1668system.iocache.overall_misses::realview.ide 8810 # number of overall misses 1669system.iocache.overall_misses::total 8850 # number of overall misses 1670system.iocache.ReadReq_miss_latency::realview.ethernet 5069000 # number of ReadReq miss cycles 1671system.iocache.ReadReq_miss_latency::realview.ide 1621911166 # number of ReadReq miss cycles 1672system.iocache.ReadReq_miss_latency::total 1626980166 # number of ReadReq miss cycles 1673system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles 1674system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles 1675system.iocache.WriteLineReq_miss_latency::realview.ide 12610487430 # number of WriteLineReq miss cycles 1676system.iocache.WriteLineReq_miss_latency::total 12610487430 # number of WriteLineReq miss cycles 1677system.iocache.demand_miss_latency::realview.ethernet 5420000 # number of demand (read+write) miss cycles 1678system.iocache.demand_miss_latency::realview.ide 1621911166 # number of demand (read+write) miss cycles 1679system.iocache.demand_miss_latency::total 1627331166 # number of demand (read+write) miss cycles 1680system.iocache.overall_miss_latency::realview.ethernet 5420000 # number of overall miss cycles 1681system.iocache.overall_miss_latency::realview.ide 1621911166 # number of overall miss cycles 1682system.iocache.overall_miss_latency::total 1627331166 # number of overall miss cycles 1683system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 1684system.iocache.ReadReq_accesses::realview.ide 8810 # number of ReadReq accesses(hits+misses) 1685system.iocache.ReadReq_accesses::total 8847 # number of ReadReq accesses(hits+misses) 1686system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 1687system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 1688system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses) 1689system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses) 1690system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 1691system.iocache.demand_accesses::realview.ide 8810 # number of demand (read+write) accesses 1692system.iocache.demand_accesses::total 8850 # number of demand (read+write) accesses 1693system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 1694system.iocache.overall_accesses::realview.ide 8810 # number of overall (read+write) accesses 1695system.iocache.overall_accesses::total 8850 # number of overall (read+write) accesses 1696system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 1697system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 1698system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 1699system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 1700system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 1701system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 1702system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 1703system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 1704system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 1705system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 1706system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 1707system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 1708system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 1709system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137000 # average ReadReq miss latency 1710system.iocache.ReadReq_avg_miss_latency::realview.ide 184098.883768 # average ReadReq miss latency 1711system.iocache.ReadReq_avg_miss_latency::total 183901.906409 # average ReadReq miss latency 1712system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency 1713system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency 1714system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118226.275313 # average WriteLineReq miss latency 1715system.iocache.WriteLineReq_avg_miss_latency::total 118226.275313 # average WriteLineReq miss latency 1716system.iocache.demand_avg_miss_latency::realview.ethernet 135500 # average overall miss latency 1717system.iocache.demand_avg_miss_latency::realview.ide 184098.883768 # average overall miss latency 1718system.iocache.demand_avg_miss_latency::total 183879.227797 # average overall miss latency 1719system.iocache.overall_avg_miss_latency::realview.ethernet 135500 # average overall miss latency 1720system.iocache.overall_avg_miss_latency::realview.ide 184098.883768 # average overall miss latency 1721system.iocache.overall_avg_miss_latency::total 183879.227797 # average overall miss latency 1722system.iocache.blocked_cycles::no_mshrs 31681 # number of cycles access was blocked 1723system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 1724system.iocache.blocked::no_mshrs 3345 # number of cycles access was blocked 1725system.iocache.blocked::no_targets 0 # number of cycles access was blocked 1726system.iocache.avg_blocked_cycles::no_mshrs 9.471151 # average number of cycles each access was blocked 1727system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 1728system.iocache.fast_writes 0 # number of fast writes performed 1729system.iocache.cache_copies 0 # number of cache copies performed 1730system.iocache.writebacks::writebacks 106630 # number of writebacks 1731system.iocache.writebacks::total 106630 # number of writebacks 1732system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 1733system.iocache.ReadReq_mshr_misses::realview.ide 8810 # number of ReadReq MSHR misses 1734system.iocache.ReadReq_mshr_misses::total 8847 # number of ReadReq MSHR misses 1735system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 1736system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 1737system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses 1738system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses 1739system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 1740system.iocache.demand_mshr_misses::realview.ide 8810 # number of demand (read+write) MSHR misses 1741system.iocache.demand_mshr_misses::total 8850 # number of demand (read+write) MSHR misses 1742system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 1743system.iocache.overall_mshr_misses::realview.ide 8810 # number of overall MSHR misses 1744system.iocache.overall_mshr_misses::total 8850 # number of overall MSHR misses 1745system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3219000 # number of ReadReq MSHR miss cycles 1746system.iocache.ReadReq_mshr_miss_latency::realview.ide 1181411166 # number of ReadReq MSHR miss cycles 1747system.iocache.ReadReq_mshr_miss_latency::total 1184630166 # number of ReadReq MSHR miss cycles 1748system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles 1749system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles 1750system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7277287430 # number of WriteLineReq MSHR miss cycles 1751system.iocache.WriteLineReq_mshr_miss_latency::total 7277287430 # number of WriteLineReq MSHR miss cycles 1752system.iocache.demand_mshr_miss_latency::realview.ethernet 3420000 # number of demand (read+write) MSHR miss cycles 1753system.iocache.demand_mshr_miss_latency::realview.ide 1181411166 # number of demand (read+write) MSHR miss cycles 1754system.iocache.demand_mshr_miss_latency::total 1184831166 # number of demand (read+write) MSHR miss cycles 1755system.iocache.overall_mshr_miss_latency::realview.ethernet 3420000 # number of overall MSHR miss cycles 1756system.iocache.overall_mshr_miss_latency::realview.ide 1181411166 # number of overall MSHR miss cycles 1757system.iocache.overall_mshr_miss_latency::total 1184831166 # number of overall MSHR miss cycles 1758system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 1759system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 1760system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 1761system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 1762system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 1763system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 1764system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 1765system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 1766system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 1767system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 1768system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 1769system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 1770system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 1771system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87000 # average ReadReq mshr miss latency 1772system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 134098.883768 # average ReadReq mshr miss latency 1773system.iocache.ReadReq_avg_mshr_miss_latency::total 133901.906409 # average ReadReq mshr miss latency 1774system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency 1775system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency 1776system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68226.275313 # average WriteLineReq mshr miss latency 1777system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68226.275313 # average WriteLineReq mshr miss latency 1778system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85500 # average overall mshr miss latency 1779system.iocache.demand_avg_mshr_miss_latency::realview.ide 134098.883768 # average overall mshr miss latency 1780system.iocache.demand_avg_mshr_miss_latency::total 133879.227797 # average overall mshr miss latency 1781system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85500 # average overall mshr miss latency 1782system.iocache.overall_avg_mshr_miss_latency::realview.ide 134098.883768 # average overall mshr miss latency 1783system.iocache.overall_avg_mshr_miss_latency::total 133879.227797 # average overall mshr miss latency 1784system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 1785system.membus.trans_dist::ReadReq 54973 # Transaction distribution 1786system.membus.trans_dist::ReadResp 407867 # Transaction distribution 1787system.membus.trans_dist::WriteReq 33696 # Transaction distribution 1788system.membus.trans_dist::WriteResp 33696 # Transaction distribution 1789system.membus.trans_dist::Writeback 1073811 # Transaction distribution 1790system.membus.trans_dist::CleanEvict 187846 # Transaction distribution 1791system.membus.trans_dist::UpgradeReq 35358 # Transaction distribution 1792system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution 1793system.membus.trans_dist::UpgradeResp 35361 # Transaction distribution 1794system.membus.trans_dist::ReadExReq 899707 # Transaction distribution 1795system.membus.trans_dist::ReadExResp 899707 # Transaction distribution 1796system.membus.trans_dist::ReadSharedReq 352894 # Transaction distribution 1797system.membus.trans_dist::InvalidateReq 106664 # Transaction distribution 1798system.membus.trans_dist::InvalidateResp 106664 # Transaction distribution 1799system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) 1800system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 60 # Packet count per connected master and slave (bytes) 1801system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6858 # Packet count per connected master and slave (bytes) 1802system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3753956 # Packet count per connected master and slave (bytes) 1803system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3883578 # Packet count per connected master and slave (bytes) 1804system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 341714 # Packet count per connected master and slave (bytes) 1805system.membus.pkt_count_system.iocache.mem_side::total 341714 # Packet count per connected master and slave (bytes) 1806system.membus.pkt_count::total 4225292 # Packet count per connected master and slave (bytes) 1807system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) 1808system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 436 # Cumulative packet size per connected master and slave (bytes) 1809system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13716 # Cumulative packet size per connected master and slave (bytes) 1810system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 141818700 # Cumulative packet size per connected master and slave (bytes) 1811system.membus.pkt_size_system.cpu.l2cache.mem_side::total 141988686 # Cumulative packet size per connected master and slave (bytes) 1812system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7244096 # Cumulative packet size per connected master and slave (bytes) 1813system.membus.pkt_size_system.iocache.mem_side::total 7244096 # Cumulative packet size per connected master and slave (bytes) 1814system.membus.pkt_size::total 149232782 # Cumulative packet size per connected master and slave (bytes) 1815system.membus.snoops 2955 # Total snoops (count) 1816system.membus.snoop_fanout::samples 2747442 # Request fanout histogram 1817system.membus.snoop_fanout::mean 1 # Request fanout histogram 1818system.membus.snoop_fanout::stdev 0 # Request fanout histogram 1819system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 1820system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 1821system.membus.snoop_fanout::1 2747442 100.00% 100.00% # Request fanout histogram 1822system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 1823system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 1824system.membus.snoop_fanout::min_value 1 # Request fanout histogram 1825system.membus.snoop_fanout::max_value 1 # Request fanout histogram 1826system.membus.snoop_fanout::total 2747442 # Request fanout histogram 1827system.membus.reqLayer0.occupancy 104159500 # Layer occupancy (ticks) 1828system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 1829system.membus.reqLayer1.occupancy 33000 # Layer occupancy (ticks) 1830system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 1831system.membus.reqLayer2.occupancy 5443500 # Layer occupancy (ticks) 1832system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 1833system.membus.reqLayer5.occupancy 7279924206 # Layer occupancy (ticks) 1834system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 1835system.membus.respLayer2.occupancy 6776038462 # Layer occupancy (ticks) 1836system.membus.respLayer2.utilization 0.0 # Layer utilization (%) 1837system.membus.respLayer3.occupancy 228860056 # Layer occupancy (ticks) 1838system.membus.respLayer3.utilization 0.0 # Layer utilization (%) 1839system.realview.ethernet.txBytes 966 # Bytes Transmitted 1840system.realview.ethernet.txPackets 3 # Number of Packets Transmitted 1841system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 1842system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 1843system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 1844system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 1845system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 1846system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 1847system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 1848system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s) 1849system.realview.ethernet.totPackets 3 # Total Packets 1850system.realview.ethernet.totBytes 966 # Total Bytes 1851system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 1852system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s) 1853system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 1854system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 1855system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 1856system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 1857system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 1858system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 1859system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 1860system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 1861system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 1862system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 1863system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 1864system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 1865system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 1866system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 1867system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 1868system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 1869system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 1870system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 1871system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 1872system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 1873system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 1874system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 1875system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 1876system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 1877system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 1878system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 1879system.realview.ethernet.postedInterrupts 13 # number of posts to CPU 1880system.realview.ethernet.droppedPackets 0 # number of packets dropped 1881system.realview.realview_io.osc_clcd.clock 42105 # Clock period in ticks 1882system.realview.realview_io.osc_cpu.clock 16667 # Clock period in ticks 1883system.realview.realview_io.osc_ddr.clock 25000 # Clock period in ticks 1884system.realview.realview_io.osc_hsbm.clock 25000 # Clock period in ticks 1885system.realview.realview_io.osc_mcc.clock 20000 # Clock period in ticks 1886system.realview.realview_io.osc_peripheral.clock 41667 # Clock period in ticks 1887system.realview.realview_io.osc_pxl.clock 42105 # Clock period in ticks 1888system.realview.realview_io.osc_smb.clock 20000 # Clock period in ticks 1889system.realview.realview_io.osc_sys.clock 16667 # Clock period in ticks 1890system.realview.realview_io.osc_system_bus.clock 41667 # Clock period in ticks 1891system.cpu.kern.inst.arm 0 # number of arm instructions executed 1892system.cpu.kern.inst.quiesce 16150 # number of quiesce instructions executed 1893 1894---------- End Simulation Statistics ---------- 1895